mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
4bed5eda0d
Summary: We now have two sets of generated TableGen files, one for R600 and one for GCN, so each sub-target now has its own tables of instructions, registers, ISel patterns, etc. This should help reduce compile time since each sub-target now only has to consider information that is specific to itself. This will also help prevent the R600 sub-target from slowing down new features for GCN, like disassembler support, GlobalISel, etc. Reviewers: arsenm, nhaehnle, jvesely Reviewed By: arsenm Subscribers: MatzeB, kzhuravl, wdng, mgorny, yaxunl, dstuttard, tpr, t-tye, javed.absar, llvm-commits Differential Revision: https://reviews.llvm.org/D46365 llvm-svn: 335942
147 lines
4.3 KiB
TableGen
147 lines
4.3 KiB
TableGen
//===-- R600Processors.td - R600 Processor definitions --------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class SubtargetFeatureFetchLimit <string Value> :
|
|
SubtargetFeature <"fetch"#Value,
|
|
"TexVTXClauseSize",
|
|
Value,
|
|
"Limit the maximum number of fetches in a clause to "#Value
|
|
>;
|
|
|
|
def FeatureR600ALUInst : SubtargetFeature<"R600ALUInst",
|
|
"R600ALUInst",
|
|
"false",
|
|
"Older version of ALU instructions encoding"
|
|
>;
|
|
|
|
def FeatureFetchLimit8 : SubtargetFeatureFetchLimit <"8">;
|
|
def FeatureFetchLimit16 : SubtargetFeatureFetchLimit <"16">;
|
|
|
|
def FeatureVertexCache : SubtargetFeature<"HasVertexCache",
|
|
"HasVertexCache",
|
|
"true",
|
|
"Specify use of dedicated vertex cache"
|
|
>;
|
|
|
|
def FeatureCaymanISA : SubtargetFeature<"caymanISA",
|
|
"CaymanISA",
|
|
"true",
|
|
"Use Cayman ISA"
|
|
>;
|
|
|
|
def FeatureCFALUBug : SubtargetFeature<"cfalubug",
|
|
"CFALUBug",
|
|
"true",
|
|
"GPU has CF_ALU bug"
|
|
>;
|
|
|
|
class R600SubtargetFeatureGeneration <string Value,
|
|
list<SubtargetFeature> Implies> :
|
|
SubtargetFeatureGeneration <Value, "R600Subtarget", Implies>;
|
|
|
|
def FeatureR600 : R600SubtargetFeatureGeneration<"R600",
|
|
[FeatureR600ALUInst, FeatureFetchLimit8, FeatureLocalMemorySize0]
|
|
>;
|
|
|
|
def FeatureR700 : R600SubtargetFeatureGeneration<"R700",
|
|
[FeatureFetchLimit16, FeatureLocalMemorySize0]
|
|
>;
|
|
|
|
def FeatureEvergreen : R600SubtargetFeatureGeneration<"EVERGREEN",
|
|
[FeatureFetchLimit16, FeatureLocalMemorySize32768]
|
|
>;
|
|
|
|
def FeatureNorthernIslands : R600SubtargetFeatureGeneration<"NORTHERN_ISLANDS",
|
|
[FeatureFetchLimit16, FeatureWavefrontSize64,
|
|
FeatureLocalMemorySize32768]
|
|
>;
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Radeon HD 2000/3000 Series (R600).
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def : Processor<"r600", R600_VLIW5_Itin,
|
|
[FeatureR600, FeatureWavefrontSize64, FeatureVertexCache]
|
|
>;
|
|
|
|
def : Processor<"r630", R600_VLIW5_Itin,
|
|
[FeatureR600, FeatureWavefrontSize32, FeatureVertexCache]
|
|
>;
|
|
|
|
def : Processor<"rs880", R600_VLIW5_Itin,
|
|
[FeatureR600, FeatureWavefrontSize16]
|
|
>;
|
|
|
|
def : Processor<"rv670", R600_VLIW5_Itin,
|
|
[FeatureR600, FeatureWavefrontSize64, FeatureVertexCache]
|
|
>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Radeon HD 4000 Series (R700).
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def : Processor<"rv710", R600_VLIW5_Itin,
|
|
[FeatureR700, FeatureWavefrontSize32, FeatureVertexCache]
|
|
>;
|
|
|
|
def : Processor<"rv730", R600_VLIW5_Itin,
|
|
[FeatureR700, FeatureWavefrontSize32, FeatureVertexCache]
|
|
>;
|
|
|
|
def : Processor<"rv770", R600_VLIW5_Itin,
|
|
[FeatureR700, FeatureWavefrontSize64, FeatureVertexCache]
|
|
>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Radeon HD 5000 Series (Evergreen).
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def : Processor<"cedar", R600_VLIW5_Itin,
|
|
[FeatureEvergreen, FeatureWavefrontSize32, FeatureVertexCache,
|
|
FeatureCFALUBug]
|
|
>;
|
|
|
|
def : Processor<"cypress", R600_VLIW5_Itin,
|
|
[FeatureEvergreen, FeatureWavefrontSize64, FeatureVertexCache, FeatureFMA]
|
|
>;
|
|
|
|
def : Processor<"juniper", R600_VLIW5_Itin,
|
|
[FeatureEvergreen, FeatureWavefrontSize64, FeatureVertexCache]
|
|
>;
|
|
|
|
def : Processor<"redwood", R600_VLIW5_Itin,
|
|
[FeatureEvergreen, FeatureWavefrontSize64, FeatureVertexCache,
|
|
FeatureCFALUBug]
|
|
>;
|
|
|
|
def : Processor<"sumo", R600_VLIW5_Itin,
|
|
[FeatureEvergreen, FeatureWavefrontSize64, FeatureCFALUBug]
|
|
>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Radeon HD 6000 Series (Northern Islands).
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def : Processor<"barts", R600_VLIW5_Itin,
|
|
[FeatureNorthernIslands, FeatureVertexCache, FeatureCFALUBug]
|
|
>;
|
|
|
|
def : Processor<"caicos", R600_VLIW5_Itin,
|
|
[FeatureNorthernIslands, FeatureCFALUBug]
|
|
>;
|
|
|
|
def : Processor<"cayman", R600_VLIW4_Itin,
|
|
[FeatureNorthernIslands, FeatureCaymanISA, FeatureFMA]
|
|
>;
|
|
|
|
def : Processor<"turks", R600_VLIW5_Itin,
|
|
[FeatureNorthernIslands, FeatureVertexCache, FeatureCFALUBug]
|
|
>;
|