1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
llvm-mirror/test/MC/AArch64/crc.s
Bryan Chan 21e4975915 [AArch64] Support HiSilicon's TSV110 processor
Reviewers: t.p.northover, SjoerdMeijer, kristof.beyls

Reviewed By: kristof.beyls

Subscribers: olista01, javed.absar, kristof.beyls, kristina, llvm-commits

Differential Revision: https://reviews.llvm.org/D53908

llvm-svn: 346546
2018-11-09 19:32:08 +00:00

53 lines
1.6 KiB
ArmAsm

// RUN: llvm-mc -triple aarch64-- -mattr=+crc %s 2>&1 |\
// RUN: FileCheck %s --check-prefix=CRC
// RUN: llvm-mc -triple aarch64-- -mcpu=cortex-a55 %s 2>&1 |\
// RUN: FileCheck %s --check-prefix=CRC
// RUN: llvm-mc -triple aarch64-- -mcpu=cortex-a75 %s 2>&1 |\
// RUN: FileCheck %s --check-prefix=CRC
// RUN: llvm-mc -triple aarch64-- -mcpu=tsv110 %s 2>&1 |\
// RUN: FileCheck %s --check-prefix=CRC
// RUN: not llvm-mc -triple aarch64-- %s 2>&1 |\
// RUN: FileCheck %s --check-prefix=NOCRC
// RUN: not llvm-mc -triple aarch64-- -mcpu=cyclone %s 2>&1 |\
// RUN: FileCheck %s --check-prefix=NOCRC
crc32b w0, w1, w5
crc32h w3, w5, w6
crc32w w19, wzr, w20
crc32x w3, w5, x20
// CRC: crc32b w0, w1, w5
// CRC: crc32h w3, w5, w6
// CRC: crc32w w19, wzr, w20
// CRC: crc32x w3, w5, x20
// NOCRC: error: instruction requires: crc
// NOCRC: crc32b w0, w1, w5
// NOCRC: error: instruction requires: crc
// NOCRC: crc32h w3, w5, w6
// NOCRC: error: instruction requires: crc
// NOCRC: crc32w w19, wzr, w20
// NOCRC: error: instruction requires: crc
// NOCRC: crc32x w3, w5, x20
crc32cb w5, w10, w15
crc32ch w3, w5, w7
crc32cw w11, w13, w17
crc32cx w19, w23, x29
// CRC: crc32cb w5, w10, w15
// CRC: crc32ch w3, w5, w7
// CRC: crc32cw w11, w13, w17
// CRC: crc32cx w19, w23, x29
// NOCRC: error: instruction requires: crc
// NOCRC: crc32cb w5, w10, w15
// NOCRC: error: instruction requires: crc
// NOCRC: crc32ch w3, w5, w7
// NOCRC: error: instruction requires: crc
// NOCRC: crc32cw w11, w13, w17
// NOCRC: error: instruction requires: crc
// NOCRC: crc32cx w19, w23, x29