1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/CodeGen/CellSPU/fcmp.ll
Scott Michel 3c19a3950c - Expand tabs to spaces.
- select_bits.ll now fully functional now that PR1993 is closed. It was
  previously broken by refactoring in SPUInstrInfo.td and using multiclasses.
- Same for eqv.ll

llvm-svn: 47972
2008-03-05 23:00:19 +00:00

23 lines
817 B
LLVM

; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
; RUN: grep fceq %t1.s | count 1
; RUN: grep fcmeq %t1.s | count 1
;
; This file includes standard floating point arithmetic instructions
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
target triple = "spu"
declare double @fabs(double)
declare float @fabsf(float)
define i1 @fcmp_eq(float %arg1, float %arg2) {
%A = fcmp oeq float %arg1, %arg2 ; <float> [#uses=1]
ret i1 %A
}
define i1 @fcmp_mag_eq(float %arg1, float %arg2) {
%A = call float @fabsf(float %arg1) ; <float> [#uses=1]
%B = call float @fabsf(float %arg2) ; <float> [#uses=1]
%C = fcmp oeq float %A, %B ; <float> [#uses=1]
ret i1 %C
}