1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/MC/Mips/mips-memory-instructions.s
2013-04-14 21:18:36 +00:00

45 lines
1.9 KiB
ArmAsm

# RUN: llvm-mc %s -triple=mipsel-unknown-linux -show-encoding -mcpu=mips32r2 | FileCheck %s
# Check that the assembler can handle the documented syntax
# for loads and stores.
#------------------------------------------------------------------------------
# Memory store instructions
#------------------------------------------------------------------------------
# CHECK: sb $4, 16($5) # encoding: [0x10,0x00,0xa4,0xa0]
# CHECK: sc $4, 16($5) # encoding: [0x10,0x00,0xa4,0xe0]
# CHECK: sh $4, 16($5) # encoding: [0x10,0x00,0xa4,0xa4]
# CHECK: sw $4, 16($5) # encoding: [0x10,0x00,0xa4,0xac]
# CHECK: sw $7, 0($5) # encoding: [0x00,0x00,0xa7,0xac]
# CHECK: swc1 $f2, 16($5) # encoding: [0x10,0x00,0xa2,0xe4]
# CHECK: swl $4, 16($5) # encoding: [0x10,0x00,0xa4,0xa8]
sb $4, 16($5)
sc $4, 16($5)
sh $4, 16($5)
sw $4, 16($5)
sw $7, ($5)
swc1 $f2, 16($5)
swl $4, 16($5)
#------------------------------------------------------------------------------
# Memory load instructions
#------------------------------------------------------------------------------
# CHECK: lb $4, 4($5) # encoding: [0x04,0x00,0xa4,0x80]
# CHECK: lw $4, 4($5) # encoding: [0x04,0x00,0xa4,0x8c]
# CHECK: lbu $4, 4($5) # encoding: [0x04,0x00,0xa4,0x90]
# CHECK: lh $4, 4($5) # encoding: [0x04,0x00,0xa4,0x84]
# CHECK: lhu $4, 4($5) # encoding: [0x04,0x00,0xa4,0x94]
# CHECK: ll $4, 4($5) # encoding: [0x04,0x00,0xa4,0xc0]
# CHECK: lw $4, 4($5) # encoding: [0x04,0x00,0xa4,0x8c]
# CHECK: lw $7, 0($7) # encoding: [0x00,0x00,0xe7,0x8c]
# CHECK: lw $2, 16($sp) # encoding: [0x10,0x00,0xa2,0x8f]
lb $4, 4($5)
lw $4, 4($5)
lbu $4, 4($5)
lh $4, 4($5)
lhu $4, 4($5)
ll $4, 4($5)
lw $4, 4($5)
lw $7, ($7)
lw $2, 16($sp)