RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity
cd4dc5cad8
llvm-mirror/test/MC/Mips/mips32r2
History
Daniel Sanders d5e0309560 [mips] Trivial corrections to range checked immediates. 
Summary:
SYNC has a 5-bit unsigned immediate.
Move MIPS16-specific pcrel16 operand to Mips16 files.

Reviewers: vkalintiris

Subscribers: dsanders, sdardis, llvm-commits

Differential Revision: http://reviews.llvm.org/D18755

llvm-svn: 265947
2016-04-11 15:20:40 +00:00
..
abiflags.s Re-commit: [mips] Correct section alignments and EntrySizes for .bss, .text, .data, .reginfo, .MIPS.options, and .MIPS.abiflags 2014-07-14 15:05:51 +00:00
invalid-dsp.s [mips] Range check uimm16 and fix several bugs this revealed. 2016-02-01 15:13:31 +00:00
invalid-dspr2.s [mips] Range check uimm16 and fix several bugs this revealed. 2016-02-01 15:13:31 +00:00
invalid-mips64r2.s [mips] Fold FeatureSwap into FeatureMips32r2 and FeatureMips64r2 2014-05-12 12:15:41 +00:00
invalid-msa.s [mips][ias] Removed MSA instructions from base architecture valid-xfail.s's. 2015-11-30 09:52:00 +00:00
invalid.s [mips] Trivial corrections to range checked immediates. 2016-04-11 15:20:40 +00:00
valid-xfail.s [mips][ias] Removed DSP/DSPr2 instructions from base architecture valid-xfail.s's. 2015-12-07 14:12:44 +00:00
valid.s [mips] Range check uimm20 and fixed a bug this revealed. 2016-02-29 16:06:38 +00:00