1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 06:22:56 +02:00
llvm-mirror/include/llvm/Target
Chris Lattner cdefc1c441 add the ability for TargetData to return information about legal integer
datatypes on a given CPU.  This is intended to allow instcombine and other
transformations to avoid converting big sequences of operations to an
inconvenient width, and will help clean up after SRoA.  See also "Adding 
legal integer sizes to TargetData" on Feb 1, 2009 on llvmdev, and PR3451.

Comments welcome.

llvm-svn: 86370
2009-11-07 09:35:34 +00:00
..
SubtargetFeature.h Move DataTypes.h to include/llvm/System, update all users. This breaks the last 2009-10-26 01:35:46 +00:00
Target.td Rename usesCustomDAGSchedInserter to usesCustomInserter, and update a 2009-10-29 18:10:34 +00:00
TargetAsmParser.h Added the ParseInstruction() hook for target specific assembler directives so 2009-09-10 20:51:44 +00:00
TargetCallingConv.td Add 'Indirect' LocInfo class and use to pass __m128 on win64. Also minore fixes here and there (mostly __m64). 2009-08-03 08:13:56 +00:00
TargetData.h add the ability for TargetData to return information about legal integer 2009-11-07 09:35:34 +00:00
TargetELFWriterInfo.h - Remove custom handling of jumptables by the elf writter (this was 2009-08-05 06:57:03 +00:00
TargetFrameInfo.h Use explicit structs instead of std::pair to map callee saved regs to spill slots. 2009-09-27 17:58:47 +00:00
TargetInstrDesc.h Rename usesCustomDAGSchedInserter to usesCustomInserter, and update a 2009-10-29 18:10:34 +00:00
TargetInstrInfo.h Missed this. 2009-11-07 04:07:30 +00:00
TargetInstrItineraries.h Make the end-of-itinerary mark explicit. Some cleanup. 2009-09-24 20:22:50 +00:00
TargetIntrinsicInfo.h Reintroduce support for overloading target intrinsics 2009-11-05 03:19:08 +00:00
TargetJITInfo.h Move DataTypes.h to include/llvm/System, update all users. This breaks the last 2009-10-26 01:35:46 +00:00
TargetLowering.h Add code to check at SelectionDAGISel::LowerArguments time to see if return values can be lowered to registers. Coming soon, code to perform sret-demotion if return values cannot be lowered to registers 2009-11-07 02:11:54 +00:00
TargetLoweringObjectFile.h Pass StringRef by value. 2009-11-06 10:58:06 +00:00
TargetMachine.h Add a CodeGenOpt::Less level to match -O1. It'll be used by clients which do not want post-regalloc scheduling. 2009-10-16 21:02:20 +00:00
TargetMachOWriterInfo.h
TargetOptions.h Implement the JIT side of the GDB JIT debugging interface. To enable this 2009-09-20 23:52:43 +00:00
TargetRegisterInfo.h Adjust the scavenge register spilling to allow the target to choose an 2009-10-19 22:27:30 +00:00
TargetRegistry.h Pass StringRef by value. 2009-11-06 10:58:06 +00:00
TargetSchedule.td Fix apostrophos. 2009-09-15 15:08:33 +00:00
TargetSelect.h Add llvm::InitializeAllTargetInfos and llvm::InitializeAllAsmParsers. 2009-07-17 22:35:35 +00:00
TargetSelectionDAG.td Add a couple more target nodes 2009-11-03 03:30:51 +00:00
TargetSubtarget.h Allow the target to select the level of anti-dependence breaking that should be performed by the post-RA scheduler. The default is none. 2009-10-22 23:19:17 +00:00