mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
39932105f0
This adds the instruction encoding and mnenomics for the proposed RISC-V Bit Manipulation extension (version 0.92). It is implemented with each category of instruction as its own target feature, with the 'b' extension feature enabling all options. Since this extension is not yet ratified, all target features are prefixed with 'experimental-' to note their status. Differential Revision: https://reviews.llvm.org/D65649
40 lines
1.7 KiB
ArmAsm
40 lines
1.7 KiB
ArmAsm
# With B extension:
|
|
# RUN: llvm-mc %s -triple=riscv64 -mattr=+experimental-b -show-encoding \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+experimental-b < %s \
|
|
# RUN: | llvm-objdump --mattr=+experimental-b -d -r - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-OBJ,CHECK-ASM-AND-OBJ %s
|
|
|
|
# With Bitmanip base extension:
|
|
# RUN: llvm-mc %s -triple=riscv64 -mattr=+experimental-zbb -show-encoding \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+experimental-zbb < %s \
|
|
# RUN: | llvm-objdump --mattr=+experimental-zbb -d -r - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-OBJ,CHECK-ASM-AND-OBJ %s
|
|
|
|
# With Bitmanip permutation extension:
|
|
# RUN: llvm-mc %s -triple=riscv64 -mattr=+experimental-zbp -show-encoding \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+experimental-zbp < %s \
|
|
# RUN: | llvm-objdump --mattr=+experimental-zbp -d -r - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-OBJ,CHECK-ASM-AND-OBJ %s
|
|
|
|
# CHECK-ASM-AND-OBJ: rolw t0, t1, t2
|
|
# CHECK-ASM: encoding: [0xbb,0x12,0x73,0x60]
|
|
rolw t0, t1, t2
|
|
# CHECK-ASM-AND-OBJ: rorw t0, t1, t2
|
|
# CHECK-ASM: encoding: [0xbb,0x52,0x73,0x60]
|
|
rorw t0, t1, t2
|
|
# CHECK-ASM-AND-OBJ: roriw t0, t1, 31
|
|
# CHECK-ASM: encoding: [0x9b,0x52,0xf3,0x61]
|
|
roriw t0, t1, 31
|
|
# CHECK-ASM-AND-OBJ: roriw t0, t1, 0
|
|
# CHECK-ASM: encoding: [0x9b,0x52,0x03,0x60]
|
|
roriw t0, t1, 0
|
|
# CHECK-ASM-AND-OBJ: packw t0, t1, t2
|
|
# CHECK-ASM: encoding: [0xbb,0x42,0x73,0x08]
|
|
packw t0, t1, t2
|
|
# CHECK-ASM-AND-OBJ: packuw t0, t1, t2
|
|
# CHECK-ASM: encoding: [0xbb,0x42,0x73,0x48]
|
|
packuw t0, t1, t2
|