1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
llvm-mirror/test/CodeGen/BPF/rodata_7.ll
Yonghong Song a06a556565 BPF: fix incorrect DAG2DAG load optimization
Currently, bpf backend Instruction section DAG2DAG phase has
an optimization to replace loading constant struct memeber
or array element with direct values. The reason is that these
locally defined struct or array variables may have their
initial values stored in a readonly section and early bpf
ecosystem is not able to handle such cases.

Bpf ecosystem now can not only handle readonly sections,
but also global variables. global variable can also have
initialized data and global variable may or may not be constant,
i.e., global variable data can be put in .data section or .rodata
section. This exposed a bug in DAG2DAG Load optimization
as it did not check whether the global variable is constant
or not.

This patch fixed the bug by checking whether global variable,
representing the initial data, is constant or not and will not
do optimization if it is not a constant.

Another bug is also fixed in this patch to check whether
the load is simple (not volatile/atomic) or not. If it is
not simple, we will not do optimization. To summary for
globals:
   - struct t var = { ... } ;  // no load optimization
   - const struct t var = { ... }; // load optimization is possible
   - volatile const struct t var = { ... }; // no load optimization

Differential Revision: https://reviews.llvm.org/D89021
2020-10-07 19:08:40 -07:00

26 lines
689 B
LLVM

; RUN: llc -march=bpf < %s | FileCheck %s
;
; Source code:
; struct t1 { int a; };
; volatile const struct t1 data = { .a = 3 };
; int foo(void) {
; return data.a + 20;
; }
; Compilation flag:
; clang -target bpf -O2 -S -emit-llvm test.c
%struct.t1 = type { i32 }
@data = dso_local constant %struct.t1 { i32 3 }, align 4
; Function Attrs: nofree norecurse nounwind
define dso_local i32 @foo() local_unnamed_addr {
entry:
%0 = load volatile i32, i32* getelementptr inbounds (%struct.t1, %struct.t1* @data, i64 0, i32 0), align 4
%add = add nsw i32 %0, 20
; CHECK: [[REG1:r[0-9]+]] = data ll
; CHECK: r0 = *(u32 *)([[REG1]] + 0)
; CHECK: r0 += 20
ret i32 %add
}