Jessica Paquette bc7846dad0 [AArch64][GlobalISel] Select patterns which use shifted register operands ... This adds GlobalISel equivalents for the following from AArch64InstrFormats: - arith_shifted_reg32 - arith_shifted_reg64 And partial support for - logical_shifted_reg32 - logical_shifted_reg32 The only thing missing for the logical cases is support for rotates. Other than the missing support, the transformation is identical for the arithmetic shifted register and the logical shifted register. Lots of tests here: - Add select-arith-shifted-reg.mir to show that we correctly select add and sub instructions which use this pattern. - Add select-logical-shifted-reg.mir to cover patterns which are not shared between the arithmetic and logical cases. - Update addsub-shifted.ll to show that we correctly fold shifts into adds/subs. - Update eon.ll to show that we can select the eon instruction by folding xors. Differential Revision: https://reviews.llvm.org/D66163 llvm-svn: 369460		2019-08-20 22:18:06 +00:00
..
Analysis
Assembler
Bindings
Bitcode
BugPoint
CodeGen	[AArch64][GlobalISel] Select patterns which use shifted register operands	2019-08-20 22:18:06 +00:00
DebugInfo
Demangle
Examples
ExecutionEngine
Feature
FileCheck
Instrumentation
Integer
JitListener
Linker
LTO
MachineVerifier
MC
Object
ObjectYAML
Other
Reduce
SafepointIRVerifier
Support
SymbolRewriter
TableGen	Teach GlobalISelEmitter to treat used iPTRAny operands as pointer operands	2019-08-20 22:04:10 +00:00
ThinLTO/X86
tools	[AutoFDO] Make call targets order deterministic for sample profile	2019-08-20 20:52:00 +00:00
Transforms	[InstCombine] add more extra use tests for icmp with extends; NFC	2019-08-20 21:23:28 +00:00
Unit
Verifier
YAMLParser
.clang-format
CMakeLists.txt
lit.cfg.py
lit.site.cfg.py.in
TestRunner.sh