mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-29 23:12:55 +01:00
8ed652c269
On sandy bridge (PR17654) we now get vpxor %xmm1, %xmm1, %xmm1 vpunpckhbw %xmm1, %xmm0, %xmm2 vpunpcklbw %xmm1, %xmm0, %xmm0 vinsertf128 $1, %xmm2, %ymm0, %ymm0 On haswell it's a simple vpmovzxbw %xmm0, %ymm0 There is a maze of duplicated and dead transforms and patterns in this area. Remove the dead custom lowering of zext v8i16 to v8i32, that's already handled by LowerAVXExtend. llvm-svn: 193262
42 lines
961 B
LLVM
42 lines
961 B
LLVM
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=corei7-avx -mattr=+avx | FileCheck %s
|
|
|
|
define <8 x i32> @zext_8i16_to_8i32(<8 x i16> %A) nounwind uwtable readnone ssp {
|
|
;CHECK-LABEL: zext_8i16_to_8i32:
|
|
;CHECK: vpunpckhwd
|
|
;CHECK: ret
|
|
|
|
%B = zext <8 x i16> %A to <8 x i32>
|
|
ret <8 x i32>%B
|
|
}
|
|
|
|
define <4 x i64> @zext_4i32_to_4i64(<4 x i32> %A) nounwind uwtable readnone ssp {
|
|
;CHECK-LABEL: zext_4i32_to_4i64:
|
|
;CHECK: vpunpckhdq
|
|
;CHECK: ret
|
|
|
|
%B = zext <4 x i32> %A to <4 x i64>
|
|
ret <4 x i64>%B
|
|
}
|
|
|
|
define <8 x i32> @zext_8i8_to_8i32(<8 x i8> %z) {
|
|
;CHECK-LABEL: zext_8i8_to_8i32:
|
|
;CHECK: vpunpckhwd
|
|
;CHECK: vpmovzxwd
|
|
;CHECK: vinsertf128
|
|
;CHECK: ret
|
|
%t = zext <8 x i8> %z to <8 x i32>
|
|
ret <8 x i32> %t
|
|
}
|
|
|
|
; PR17654
|
|
define <16 x i16> @zext_16i8_to_16i16(<16 x i8> %z) {
|
|
; CHECK-LABEL: zext_16i8_to_16i16:
|
|
; CHECK: vpxor
|
|
; CHECK: vpunpckhbw
|
|
; CHECK: vpunpcklbw
|
|
; CHECK: vinsertf128
|
|
; CHECK: ret
|
|
%t = zext <16 x i8> %z to <16 x i16>
|
|
ret <16 x i16> %t
|
|
}
|