mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
d2ade6251c
Match the GNU assembler in supporting immediate operands for these instructions even when the reg-reg mnemonic is used. Differential Revision: https://reviews.llvm.org/D50046 Patch by Kito Cheng. llvm-svn: 339252
132 lines
3.7 KiB
ArmAsm
132 lines
3.7 KiB
ArmAsm
# RUN: llvm-mc %s -triple=riscv64 -riscv-no-aliases \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-EXPAND,CHECK-INST %s
|
|
# RUN: llvm-mc %s -triple=riscv64 \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-EXPAND,CHECK-ALIAS %s
|
|
# RUN: llvm-mc -filetype=obj -triple riscv64 < %s \
|
|
# RUN: | llvm-objdump -riscv-no-aliases -d - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-EXPAND,CHECK-INST %s
|
|
# RUN: llvm-mc -filetype=obj -triple riscv64 < %s \
|
|
# RUN: | llvm-objdump -d - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-EXPAND,CHECK-ALIAS %s
|
|
|
|
# The following check prefixes are used in this test:
|
|
# CHECK-INST.....Match the canonical instr (tests alias to instr. mapping)
|
|
# CHECK-ALIAS....Match the alias (tests instr. to alias mapping)
|
|
# CHECK-EXPAND...Match canonical instr. unconditionally (tests alias expansion)
|
|
|
|
# TODO ld
|
|
# TODO sd
|
|
|
|
# CHECK-INST: addiw a0, zero, 0
|
|
# CHECK-ALIAS: sext.w a0, zero
|
|
li x10, 0
|
|
# CHECK-EXPAND: addiw a0, zero, 1
|
|
li x10, 1
|
|
# CHECK-EXPAND: addiw a0, zero, -1
|
|
li x10, -1
|
|
# CHECK-EXPAND: addiw a0, zero, 2047
|
|
li x10, 2047
|
|
# CHECK-EXPAND: addiw a0, zero, -2047
|
|
li x10, -2047
|
|
# CHECK-EXPAND: lui a1, 1
|
|
# CHECK-EXPAND: addiw a1, a1, -2048
|
|
li x11, 2048
|
|
# CHECK-EXPAND: addiw a1, zero, -2048
|
|
li x11, -2048
|
|
# CHECK-EXPAND: lui a1, 1
|
|
# CHECK-EXPAND: addiw a1, a1, -2047
|
|
li x11, 2049
|
|
# CHECK-EXPAND: lui a1, 1048575
|
|
# CHECK-EXPAND: addiw a1, a1, 2047
|
|
li x11, -2049
|
|
# CHECK-EXPAND: lui a1, 1
|
|
# CHECK-EXPAND: addiw a1, a1, -1
|
|
li x11, 4095
|
|
# CHECK-EXPAND: lui a1, 1048575
|
|
# CHECK-EXPAND: addiw a1, a1, 1
|
|
li x11, -4095
|
|
# CHECK-EXPAND: lui a2, 1
|
|
li x12, 4096
|
|
# CHECK-EXPAND: lui a2, 1048575
|
|
li x12, -4096
|
|
# CHECK-EXPAND: lui a2, 1
|
|
# CHECK-EXPAND: addiw a2, a2, 1
|
|
li x12, 4097
|
|
# CHECK-EXPAND: lui a2, 1048575
|
|
# CHECK-EXPAND: addiw a2, a2, -1
|
|
li x12, -4097
|
|
# CHECK-EXPAND: lui a2, 524288
|
|
# CHECK-EXPAND: addiw a2, a2, -1
|
|
li x12, 2147483647
|
|
# CHECK-EXPAND: lui a2, 524288
|
|
# CHECK-EXPAND: addiw a2, a2, 1
|
|
li x12, -2147483647
|
|
# CHECK-EXPAND: lui a2, 524288
|
|
li x12, -2147483648
|
|
# CHECK-EXPAND: lui a2, 524288
|
|
li x12, -0x80000000
|
|
|
|
# CHECK-EXPAND: addiw a2, zero, 1
|
|
# CHECK-EXPAND: slli a2, a2, 31
|
|
li x12, 0x80000000
|
|
# CHECK-EXPAND: addiw a2, zero, 1
|
|
# CHECK-EXPAND: slli a2, a2, 32
|
|
# CHECK-EXPAND: addi a2, a2, -1
|
|
li x12, 0xFFFFFFFF
|
|
|
|
# CHECK-EXPAND: addiw t0, zero, 1
|
|
# CHECK-EXPAND: slli t0, t0, 32
|
|
li t0, 0x100000000
|
|
# CHECK-EXPAND: addiw t1, zero, -1
|
|
# CHECK-EXPAND: slli t1, t1, 63
|
|
li t1, 0x8000000000000000
|
|
# CHECK-EXPAND: addiw t1, zero, -1
|
|
# CHECK-EXPAND: slli t1, t1, 63
|
|
li t1, -0x8000000000000000
|
|
# CHECK-EXPAND: lui t2, 9321
|
|
# CHECK-EXPAND: addiw t2, t2, -1329
|
|
# CHECK-EXPAND: slli t2, t2, 35
|
|
li t2, 0x1234567800000000
|
|
# CHECK-EXPAND: addiw t3, zero, 7
|
|
# CHECK-EXPAND: slli t3, t3, 36
|
|
# CHECK-EXPAND: addi t3, t3, 11
|
|
# CHECK-EXPAND: slli t3, t3, 24
|
|
# CHECK-EXPAND: addi t3, t3, 15
|
|
li t3, 0x700000000B00000F
|
|
# CHECK-EXPAND: lui t4, 583
|
|
# CHECK-EXPAND: addiw t4, t4, -1875
|
|
# CHECK-EXPAND: slli t4, t4, 14
|
|
# CHECK-EXPAND: addi t4, t4, -947
|
|
# CHECK-EXPAND: slli t4, t4, 12
|
|
# CHECK-EXPAND: addi t4, t4, 1511
|
|
# CHECK-EXPAND: slli t4, t4, 13
|
|
# CHECK-EXPAND: addi t4, t4, -272
|
|
li t4, 0x123456789abcdef0
|
|
# CHECK-EXPAND: addiw t5, zero, -1
|
|
li t5, 0xFFFFFFFFFFFFFFFF
|
|
|
|
# CHECK-INST: subw t6, zero, ra
|
|
# CHECK-ALIAS: negw t6, ra
|
|
negw x31, x1
|
|
# CHECK-INST: addiw t6, ra, 0
|
|
# CHECK-ALIAS: sext.w t6, ra
|
|
sext.w x31, x1
|
|
|
|
# The following aliases are accepted as input but the canonical form
|
|
# of the instruction will always be printed.
|
|
# CHECK-INST: addiw a2, a3, 4
|
|
# CHECK-ALIAS: addiw a2, a3, 4
|
|
addw a2,a3,4
|
|
|
|
# CHECK-INST: slliw a2, a3, 4
|
|
# CHECK-ALIAS: slliw a2, a3, 4
|
|
sllw a2,a3,4
|
|
|
|
# CHECK-INST: srliw a2, a3, 4
|
|
# CHECK-ALIAS: srliw a2, a3, 4
|
|
srlw a2,a3,4
|
|
|
|
# CHECK-INST: sraiw a2, a3, 4
|
|
# CHECK-ALIAS: sraiw a2, a3, 4
|
|
sraw a2,a3,4
|