mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
05fcf12f78
Summary: [ls][bh] and [ls][bh]u cannot use sp-relative addresses and must therefore lower frameindex nodes such that there is a copy to a CPU16Regs register. This is now done consistently using a separate addressing mode that does not permit frameindex nodes. As part of this I've had to remove an optimization that reduced the number of instructions needed to work around the lack of sp-relative addresses on [ls][bh] and [ls][bh]u. This optimization used one of the eight CPU16Regs registers as a copy of the stack pointer and it's implementation was the root cause of many of the register vs register class mismatches. lw/sw can use sp-relative addresses but we ought to ensure that we use the correct version of lw/sw internally for things like IAS. This is not currently the case and this change does not fix this. However, this change does clean it up sufficiently well to fix the machine verifier failures. Also removed irrelevant functions from stchar.ll. Reviewers: sdardis Subscribers: dsanders, sdardis, llvm-commits Differential Revision: http://reviews.llvm.org/D21062 llvm-svn: 272882
42 lines
1.7 KiB
LLVM
42 lines
1.7 KiB
LLVM
; RUN: llc -march=mipsel -mattr=mips16 -relocation-model=pic -O3 < %s | FileCheck %s -check-prefix=16
|
|
|
|
@kkkk = global i32 67, align 4
|
|
@llll = global i32 33, align 4
|
|
@mmmm = global i32 44, align 4
|
|
@nnnn = global i32 55, align 4
|
|
@oooo = global i32 32, align 4
|
|
@pppp = global i32 41, align 4
|
|
@qqqq = global i32 59, align 4
|
|
@rrrr = global i32 60, align 4
|
|
@.str = private unnamed_addr constant [32 x i8] c"%i %i %i %i %i %i %i %i %i %i \0A\00", align 1
|
|
|
|
define i32 @main() nounwind {
|
|
entry:
|
|
%0 = load i32, i32* @kkkk, align 4
|
|
%1 = load i32, i32* @llll, align 4
|
|
%add = add nsw i32 %0, 10
|
|
%add1 = add nsw i32 %1, 10
|
|
%2 = load i32, i32* @mmmm, align 4
|
|
%sub = add nsw i32 %2, -3
|
|
%3 = load i32, i32* @nnnn, align 4
|
|
%add2 = add nsw i32 %3, 10
|
|
%4 = load i32, i32* @oooo, align 4
|
|
%add3 = add nsw i32 %4, 4
|
|
%5 = load i32, i32* @pppp, align 4
|
|
%sub4 = add nsw i32 %5, -5
|
|
%6 = load i32, i32* @qqqq, align 4
|
|
%sub5 = add nsw i32 %6, -10
|
|
%7 = load i32, i32* @rrrr, align 4
|
|
%add6 = add nsw i32 %7, 6
|
|
|
|
%call = tail call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([32 x i8], [32 x i8]* @.str, i32 0, i32 0), i32 %sub5, i32 %add6, i32 %0, i32 %1, i32 %2, i32 %3, i32 %4, i32 %5, i32 %6, i32 %7) nounwind
|
|
%call7 = tail call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([32 x i8], [32 x i8]* @.str, i32 0, i32 0), i32 %0, i32 %1, i32 %add, i32 %add1, i32 %sub, i32 %add2, i32 %add3, i32 %sub4, i32 %sub5, i32 %add6) nounwind
|
|
ret i32 0
|
|
}
|
|
; 16: sw ${{[0-9]+}}, {{[0-9]+}}($sp) # 4-byte Folded Spill
|
|
; 16: lw ${{[0-9]+}}, {{[0-9]+}}($sp) # 4-byte Folded Reload
|
|
; 16: sw ${{[0-9]+}}, {{[0-9]+}}($sp) # 4-byte Folded Spill
|
|
; 16: lw ${{[0-9]+}}, {{[0-9]+}}($sp) # 4-byte Folded Reload
|
|
|
|
declare i32 @printf(i8* nocapture, ...) nounwind
|