mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
f1346a6bd1
There can be muliple patterns that map to the same compressed instruction. Reversing those leads to multiple ways to uncompress an instruction, but its not easily controllable which one will be chosen by the tablegen backend. This patch adds a flag to mark patterns that should only be used for compressing. This allows us to leave one canonical pattern for uncompressing. The obvious benefit of this is getting c.mv to uncompress to the addi patern that is aliased to the mv pseudoinstruction. For the add/and/or/xor/li patterns it just removes some unreachable code from the generated code. Reviewed By: frasercrmck Differential Revision: https://reviews.llvm.org/D94894
91 lines
2.7 KiB
ArmAsm
91 lines
2.7 KiB
ArmAsm
# RUN: llvm-mc -triple riscv32 -show-encoding < %s \
|
|
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-ALIAS %s
|
|
# RUN: llvm-mc -triple riscv32 -show-encoding \
|
|
# RUN: -riscv-no-aliases <%s | FileCheck -check-prefixes=CHECK,CHECK-INST %s
|
|
# RUN: llvm-mc -triple riscv32 -filetype=obj < %s \
|
|
# RUN: | llvm-objdump --triple=riscv32 --mattr=+c -d - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-BYTES,CHECK-ALIAS %s
|
|
# RUN: llvm-mc -triple riscv32 -filetype=obj < %s \
|
|
# RUN: | llvm-objdump --triple=riscv32 --mattr=+c -d -M no-aliases - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-BYTES,CHECK-INST %s
|
|
|
|
# RUN: llvm-mc -triple riscv64 -show-encoding < %s \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-ALIAS %s
|
|
# RUN: llvm-mc -triple riscv64 -show-encoding \
|
|
# RUN: -riscv-no-aliases <%s | FileCheck -check-prefixes=CHECK-INST %s
|
|
# RUN: llvm-mc -triple riscv64 -filetype=obj < %s \
|
|
# RUN: | llvm-objdump --triple=riscv64 --mattr=+c -d - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-BYTES,CHECK-ALIAS %s
|
|
# RUN: llvm-mc -triple riscv64 -filetype=obj < %s \
|
|
# RUN: | llvm-objdump --triple=riscv64 --mattr=+c -d -M no-aliases - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-BYTES,CHECK-INST %s
|
|
|
|
# CHECK-BYTES: 13 85 05 00
|
|
# CHECK-ALIAS: mv a0, a1
|
|
# CHECK-INST: addi a0, a1, 0
|
|
# CHECK: # encoding: [0x13,0x85,0x05,0x00]
|
|
addi a0, a1, 0
|
|
|
|
# CHECK-BYTES: 13 04 c1 3f
|
|
# CHECK-ALIAS: addi s0, sp, 1020
|
|
# CHECK-INST: addi s0, sp, 1020
|
|
# CHECK: # encoding: [0x13,0x04,0xc1,0x3f]
|
|
addi s0, sp, 1020
|
|
|
|
|
|
# CHECK: .option rvc
|
|
.option rvc
|
|
# CHECK-BYTES: 2e 85
|
|
# CHECK-ALIAS: mv a0, a1
|
|
# CHECK-INST: c.mv a0, a1
|
|
# CHECK: # encoding: [0x2e,0x85]
|
|
addi a0, a1, 0
|
|
|
|
# CHECK-BYTES: e0 1f
|
|
# CHECK-ALIAS: addi s0, sp, 1020
|
|
# CHECK-INST: c.addi4spn s0, sp, 1020
|
|
# CHECK: # encoding: [0xe0,0x1f]
|
|
addi s0, sp, 1020
|
|
|
|
# CHECK: .option norvc
|
|
.option norvc
|
|
# CHECK-BYTES: 13 85 05 00
|
|
# CHECK-ALIAS: mv a0, a1
|
|
# CHECK-INST: addi a0, a1, 0
|
|
# CHECK: # encoding: [0x13,0x85,0x05,0x00]
|
|
addi a0, a1, 0
|
|
|
|
# CHECK-BYTES: 13 04 c1 3f
|
|
# CHECK-ALIAS: addi s0, sp, 1020
|
|
# CHECK-INST: addi s0, sp, 1020
|
|
# CHECK: # encoding: [0x13,0x04,0xc1,0x3f]
|
|
addi s0, sp, 1020
|
|
|
|
# CHECK: .option rvc
|
|
.option rvc
|
|
# CHECK-BYTES: 2e 85
|
|
# CHECK-ALIAS: mv a0, a1
|
|
# CHECK-INST: c.mv a0, a1
|
|
# CHECK: # encoding: [0x2e,0x85]
|
|
addi a0, a1, 0
|
|
|
|
# CHECK-BYTES: e0 1f
|
|
# CHECK-ALIAS: addi s0, sp, 1020
|
|
# CHECK-INST: c.addi4spn s0, sp, 1020
|
|
# CHECK: # encoding: [0xe0,0x1f]
|
|
addi s0, sp, 1020
|
|
|
|
# CHECK: .option norvc
|
|
.option norvc
|
|
# CHECK-BYTES: 13 85 05 00
|
|
# CHECK-ALIAS: mv a0, a1
|
|
# CHECK-INST: addi a0, a1, 0
|
|
# CHECK: # encoding: [0x13,0x85,0x05,0x00]
|
|
addi a0, a1, 0
|
|
|
|
# CHECK-BYTES: 13 04 c1 3f
|
|
# CHECK-ALIAS: addi s0, sp, 1020
|
|
# CHECK-INST: addi s0, sp, 1020
|
|
# CHECK: # encoding: [0x13,0x04,0xc1,0x3f]
|
|
addi s0, sp, 1020
|