mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
ece0160511
Add GlobalISel skeleton, up to the point where we can select a ret void. llvm-svn: 286573
36 lines
1.0 KiB
Plaintext
36 lines
1.0 KiB
Plaintext
;===- ./lib/Target/ARM/LLVMBuild.txt ---------------------------*- Conf -*--===;
|
|
;
|
|
; The LLVM Compiler Infrastructure
|
|
;
|
|
; This file is distributed under the University of Illinois Open Source
|
|
; License. See LICENSE.TXT for details.
|
|
;
|
|
;===------------------------------------------------------------------------===;
|
|
;
|
|
; This is an LLVMBuild description file for the components in this subdirectory.
|
|
;
|
|
; For more information on the LLVMBuild system, please see:
|
|
;
|
|
; http://llvm.org/docs/LLVMBuild.html
|
|
;
|
|
;===------------------------------------------------------------------------===;
|
|
|
|
[common]
|
|
subdirectories = AsmParser Disassembler InstPrinter MCTargetDesc TargetInfo
|
|
|
|
[component_0]
|
|
type = TargetGroup
|
|
name = ARM
|
|
parent = Target
|
|
has_asmparser = 1
|
|
has_asmprinter = 1
|
|
has_disassembler = 1
|
|
has_jit = 1
|
|
|
|
[component_1]
|
|
type = Library
|
|
name = ARMCodeGen
|
|
parent = ARM
|
|
required_libraries = ARMAsmPrinter ARMDesc ARMInfo Analysis AsmPrinter CodeGen Core MC Scalar SelectionDAG Support Target GlobalISel
|
|
add_to_library_groups = ARM
|