mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
d49cb60862
Summary: This catches malformed mir files which specify alignment as log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference, This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67433 llvm-svn: 371608
76 lines
1.8 KiB
YAML
76 lines
1.8 KiB
YAML
# RUN: llc -run-pass=arm-pseudo -verify-machineinstrs %s -o - | FileCheck %s
|
|
--- |
|
|
target triple = "armv7---gnueabi"
|
|
|
|
define i32 @test1(i32 %x) {
|
|
entry:
|
|
unreachable
|
|
}
|
|
define i32 @test2(i32 %x) {
|
|
entry:
|
|
unreachable
|
|
}
|
|
define i32 @test3(i32 %x) {
|
|
entry:
|
|
unreachable
|
|
}
|
|
...
|
|
---
|
|
name: test1
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$r0', virtual-reg: '' }
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: $r0
|
|
|
|
$r1 = MOVi 2, 14, $noreg, $noreg
|
|
CMPri killed $r0, 0, 14, $noreg, implicit-def $cpsr
|
|
$r1 = MOVCCi16 killed $r1, 500, 0, killed $cpsr
|
|
$r0 = MOVr killed $r1, 14, $noreg, $noreg
|
|
BX_RET 14, $noreg, implicit $r0
|
|
|
|
...
|
|
---
|
|
name: test2
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$r0', virtual-reg: '' }
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: $r0
|
|
|
|
$r1 = MOVi 2, 14, $noreg, $noreg
|
|
CMPri killed $r0, 0, 14, $noreg, implicit-def $cpsr
|
|
$r1 = MOVCCi32imm killed $r1, 500500500, 0, killed $cpsr
|
|
$r0 = MOVr killed $r1, 14, $noreg, $noreg
|
|
BX_RET 14, $noreg, implicit $r0
|
|
|
|
...
|
|
---
|
|
name: test3
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$r0', virtual-reg: '' }
|
|
- { reg: '$r1', virtual-reg: '' }
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: $r0, $r1
|
|
|
|
CMPri $r1, 500, 14, $noreg, implicit-def $cpsr
|
|
$r0 = MOVCCr killed $r0, killed $r1, 12, killed $cpsr
|
|
BX_RET 14, $noreg, implicit $r0
|
|
|
|
...
|
|
|
|
# CHECK-LABEL: name: test1
|
|
# CHECK: $r1 = MOVi16 500, 0, killed $cpsr, implicit killed $r1
|
|
# CHECK-LABEL: name: test2
|
|
# CHECK: $r1 = MOVi16 2068, 0, $cpsr, implicit killed $r1
|
|
# CHECK: $r1 = MOVTi16 $r1, 7637, 0, $cpsr
|
|
# CHECK-LABEL: name: test3
|
|
# CHECK: $r0 = MOVr killed $r1, 12, killed $cpsr, $noreg, implicit killed $r0
|