mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
f3ae5b9b8c
... to reduce headers dependency. Reviewed By: rampitec, arsenm Differential Revision: https://reviews.llvm.org/D95036
74 lines
2.4 KiB
C++
Executable File
74 lines
2.4 KiB
C++
Executable File
//===- llvm/unittests/Target/AMDGPU/ExecMayBeModifiedBeforeAnyUse.cpp -----===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "AMDGPUTargetMachine.h"
|
|
#include "GCNSubtarget.h"
|
|
#include "MCTargetDesc/AMDGPUMCTargetDesc.h"
|
|
#include "llvm/CodeGen/MachineModuleInfo.h"
|
|
#include "llvm/CodeGen/TargetSubtargetInfo.h"
|
|
#include "llvm/MC/MCTargetOptions.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
#include "llvm/Support/TargetSelect.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "gtest/gtest.h"
|
|
#include <thread>
|
|
|
|
using namespace llvm;
|
|
|
|
// implementation is in the llvm/unittests/Target/AMDGPU/DwarfRegMappings.cpp
|
|
std::unique_ptr<const GCNTargetMachine>
|
|
createTargetMachine(std::string TStr, StringRef CPU, StringRef FS);
|
|
|
|
TEST(AMDGPUExecMayBeModifiedBeforeAnyUse, TheTest) {
|
|
auto TM = createTargetMachine("amdgcn-amd-", "gfx906", "");
|
|
if (!TM)
|
|
return;
|
|
|
|
GCNSubtarget ST(TM->getTargetTriple(), std::string(TM->getTargetCPU()),
|
|
std::string(TM->getTargetFeatureString()), *TM);
|
|
|
|
LLVMContext Ctx;
|
|
Module Mod("Module", Ctx);
|
|
Mod.setDataLayout(TM->createDataLayout());
|
|
|
|
auto *Type = FunctionType::get(Type::getVoidTy(Ctx), false);
|
|
auto *F = Function::Create(Type, GlobalValue::ExternalLinkage, "Test", &Mod);
|
|
|
|
MachineModuleInfo MMI(TM.get());
|
|
auto MF = std::make_unique<MachineFunction>(*F, *TM, ST, 42, MMI);
|
|
auto *BB = MF->CreateMachineBasicBlock();
|
|
MF->push_back(BB);
|
|
|
|
auto E = BB->end();
|
|
DebugLoc DL;
|
|
const auto &TII = *ST.getInstrInfo();
|
|
auto &MRI = MF->getRegInfo();
|
|
|
|
// create machine IR
|
|
Register R = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass);
|
|
|
|
MachineInstr *DefMI =
|
|
BuildMI(*BB, E, DL, TII.get(AMDGPU::S_MOV_B32), R).addImm(42).getInstr();
|
|
|
|
auto First =
|
|
BuildMI(*BB, E, DL, TII.get(AMDGPU::S_NOP)).addReg(R, RegState::Implicit);
|
|
|
|
BuildMI(*BB, E, DL, TII.get(AMDGPU::S_NOP)).addReg(R, RegState::Implicit);
|
|
|
|
// this violates the continuous sequence of R's uses for the first S_NOP
|
|
First.addReg(R, RegState::Implicit);
|
|
|
|
#ifdef DEBUG_THIS_TEST
|
|
MF->dump();
|
|
MRI.dumpUses(R);
|
|
#endif
|
|
|
|
// make sure execMayBeModifiedBeforeAnyUse doesn't crash
|
|
ASSERT_FALSE(execMayBeModifiedBeforeAnyUse(MRI, R, *DefMI));
|
|
}
|