1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
llvm-mirror/test/CodeGen
Evan Cheng d4d2a3d0a6 Fix revsh pattern.
llvm-svn: 79318
2009-08-18 05:43:23 +00:00
..
Alpha Make promotion in operation legalization for SETCC work correctly. 2009-07-17 05:16:04 +00:00
ARM Reapply r79127. It was fixed by d0k. 2009-08-15 21:21:19 +00:00
Blackfin Add XFAIL testcase for setcc undef. 2009-08-15 12:10:22 +00:00
CBackend
CellSPU
CPP
Generic Remove the IA-64 backend. 2009-07-24 00:30:09 +00:00
Mips reintroduce support for Mips "small" section handling. This is 2009-08-13 06:28:06 +00:00
MSP430
PIC16 this passes. 2009-08-06 03:55:49 +00:00
PowerPC PowerPC inline asm was emitting two output operands 2009-08-18 00:18:39 +00:00
SPARC
SystemZ Various AsmWriter output cleanups. Use WriteAsOperand instead of 2009-08-13 01:36:44 +00:00
Thumb tPOP_RET now has predicate operands. 2009-08-13 06:05:07 +00:00
Thumb2 Fix revsh pattern. 2009-08-18 05:43:23 +00:00
X86 Fix test on Linux. 2009-08-15 21:28:17 +00:00
XCore Update getSectionForConstant() to to allow mergable sections to be nulled out 2009-08-17 16:37:11 +00:00