.. |
GlobalISel
|
[globalisel][tablegen] Revise API for ComplexPattern operands to improve flexibility.
|
2017-04-22 15:11:04 +00:00 |
CostTable.h
|
[modules] Add missing include.
|
2016-08-19 08:30:42 +00:00 |
GenericOpcodes.td
|
[GlobalISel] Translate shufflevector
|
2017-03-21 08:44:13 +00:00 |
Target.td
|
[CodeGen] Update hasSideEffects comment. NFC.
|
2017-03-19 16:12:45 +00:00 |
TargetCallingConv.h
|
Elide argument copies during instruction selection
|
2017-03-01 21:42:00 +00:00 |
TargetCallingConv.td
|
Swift Calling Convention: add swifterror attribute.
|
2016-04-01 21:41:15 +00:00 |
TargetFrameLowering.h
|
Target: Remove unused entities.
|
2016-10-09 04:38:57 +00:00 |
TargetInstrInfo.h
|
Re-commit r301040 "X86: Don't emit zero-byte functions on Windows"
|
2017-04-21 21:48:41 +00:00 |
TargetIntrinsicInfo.h
|
GlobalISel: support translation of intrinsic calls.
|
2016-07-29 22:32:36 +00:00 |
TargetItinerary.td
|
Fix comment typos. NFC.
|
2016-11-20 13:47:59 +00:00 |
TargetLowering.h
|
Revert r301231: Accidentally committed stale files
|
2017-04-24 19:48:51 +00:00 |
TargetLoweringObjectFile.h
|
[Target, Transforms] Fix some Clang-tidy modernize and Include What You Use warnings; other minor fixes (NFC).
|
2017-01-18 00:57:48 +00:00 |
TargetMachine.h
|
Revert "Feature generic option to setup start/stop-after/before"
|
2017-04-01 01:26:24 +00:00 |
TargetOpcodes.def
|
[GlobalISel] Translate shufflevector
|
2017-03-21 08:44:13 +00:00 |
TargetOpcodes.h
|
[GlobalISel] Don't RegBankSelect target-specific instructions.
|
2016-08-02 11:41:16 +00:00 |
TargetOptions.h
|
Remove stale and unused (MC)TargetOptions comparators.
|
2017-03-24 12:50:45 +00:00 |
TargetRegisterInfo.h
|
Revert r301231: Accidentally committed stale files
|
2017-04-24 19:48:51 +00:00 |
TargetSchedule.td
|
Improve machine schedulers for in-order processors
|
2017-03-27 20:46:37 +00:00 |
TargetSelectionDAG.td
|
[SelectionDAG] Add a signed integer absolute ISD node
|
2017-03-14 21:26:58 +00:00 |
TargetSubtargetInfo.h
|
This patch closes PR#32216: Better testing of schedule model instruction latencies/throughputs.
|
2017-04-14 07:44:23 +00:00 |