mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
218109597e
This makes the llvm-objdump output much more readable and closer to binutils objdump. This builds on D76591 It requires changing the OperandType for certain immediates to "OPERAND_PCREL" so tablegen will generate code to pass the instruction's address. This means we can't do the generic check on these instructions in verifyInstruction any more. Should I add it back with explicit opcode checks? Or should we add a new operand flag to control the passing of address instead of matching the name? Differential Revision: https://reviews.llvm.org/D92147
105 lines
2.6 KiB
ArmAsm
105 lines
2.6 KiB
ArmAsm
# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+c < %s \
|
|
# RUN: | llvm-objdump -d -M no-aliases - | FileCheck --check-prefix=INSTR %s
|
|
# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+c,+relax < %s \
|
|
# RUN: | llvm-objdump -d -M no-aliases - | FileCheck --check-prefix=RELAX-INSTR %s
|
|
# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+c,+relax < %s \
|
|
# RUN: | llvm-readobj -r - | FileCheck -check-prefix=RELAX-RELOC %s
|
|
|
|
FAR_JUMP_NEGATIVE:
|
|
c.nop
|
|
.space 2000
|
|
|
|
FAR_BRANCH_NEGATIVE:
|
|
c.nop
|
|
.space 256
|
|
|
|
NEAR_NEGATIVE:
|
|
c.nop
|
|
|
|
start:
|
|
c.bnez a0, NEAR
|
|
#INSTR: c.bnez a0, 0x90e
|
|
#RELAX-INSTR: c.bnez a0, 0
|
|
#RELAX-RELOC: R_RISCV_RVC_BRANCH
|
|
c.bnez a0, NEAR_NEGATIVE
|
|
#INSTR: c.bnez a0, 0x8d4
|
|
#RELAX-INSTR: c.bnez a0, 0
|
|
#RELAX-RELOC: R_RISCV_RVC_BRANCH
|
|
c.bnez a0, FAR_BRANCH
|
|
#INSTR-NEXT: bne a0, zero, 0xa10
|
|
#RELAX-INSTR-NEXT: bne a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
c.bnez a0, FAR_BRANCH_NEGATIVE
|
|
#INSTR-NEXT: bne a0, zero, 0x7d2
|
|
#RELAX-INSTR-NEXT: bne a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
c.bnez a0, FAR_JUMP
|
|
#INSTR-NEXT: bne a0, zero, 0x11e2
|
|
#RELAX-INSTR-NEXT: bne a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
c.bnez a0, FAR_JUMP_NEGATIVE
|
|
#INSTR-NEXT: bne a0, zero, 0x0
|
|
#RELAX-INSTR-NEXT: bne a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
|
|
c.beqz a0, NEAR
|
|
#INSTR-NEXT: c.beqz a0, 0x90e
|
|
#RELAX-INSTR-NEXT: c.beqz a0, 0
|
|
#RELAX-RELOC: R_RISCV_RVC_BRANCH
|
|
c.beqz a0, NEAR_NEGATIVE
|
|
#INSTR-NEXT: c.beqz a0, 0x8d4
|
|
#RELAX-INSTR-NEXT: c.beqz a0, 0
|
|
#RELAX-RELOC: R_RISCV_RVC_BRANCH
|
|
c.beqz a0, FAR_BRANCH
|
|
#INSTR-NEXT: beq a0, zero, 0xa10
|
|
#RELAX-INSTR-NEXT: beq a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
c.beqz a0, FAR_BRANCH_NEGATIVE
|
|
#INSTR-NEXT: beq a0, zero, 0x7d2
|
|
#RELAX-INSTR-NEXT: beq a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
c.beqz a0, FAR_JUMP
|
|
#INSTR-NEXT: beq a0, zero, 0x11e2
|
|
#RELAX-INSTR-NEXT: beq a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
c.beqz a0, FAR_JUMP_NEGATIVE
|
|
#INSTR-NEXT: beq a0, zero, 0x0
|
|
#RELAX-INSTR-NEXT: beq a0, zero, 0
|
|
#RELAX-RELOC: R_RISCV_BRANCH
|
|
|
|
c.j NEAR
|
|
#INSTR-NEXT: c.j 0x90e
|
|
#RELAX-INSTR-NEXT: c.j 0
|
|
#RELAX-RELOC: R_RISCV_RVC_JUMP
|
|
c.j NEAR_NEGATIVE
|
|
#INSTR-NEXT: c.j 0x8d4
|
|
#RELAX-INSTR-NEXT: c.j 0
|
|
#RELAX-RELOC: R_RISCV_RVC_JUMP
|
|
c.j FAR_BRANCH
|
|
#INSTR-NEXT: c.j 0xa10
|
|
#RELAX-INSTR-NEXT: c.j 0
|
|
#RELAX-RELOC: R_RISCV_RVC_JUMP
|
|
c.j FAR_BRANCH_NEGATIVE
|
|
#INSTR-NEXT: c.j 0x7d2
|
|
#RELAX-INSTR-NEXT: c.j 0
|
|
#RELAX-RELOC: R_RISCV_RVC_JUMP
|
|
c.j FAR_JUMP
|
|
#INSTR-NEXT: jal zero, 0x11e2
|
|
#RELAX-INSTR-NEXT: jal zero, 0
|
|
#RELAX-RELOC: R_RISCV_JAL
|
|
c.j FAR_JUMP_NEGATIVE
|
|
#INSTR-NEXT: jal zero, 0x0
|
|
#RELAX-INSTR-NEXT: jal zero, 0
|
|
#RELAX-RELOC: R_RISCV_JAL
|
|
|
|
NEAR:
|
|
c.nop
|
|
|
|
.space 256
|
|
FAR_BRANCH:
|
|
c.nop
|
|
|
|
.space 2000
|
|
FAR_JUMP:
|
|
c.nop
|