mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 10:42:39 +01:00
91bb437eb8
As discussed on PR27654, this patch fixes the triples of a lot of aarch64 tests and enables lit tests on windows This will hopefully help stop cases where windows developers break the aarch64 target Differential Revision: https://reviews.llvm.org/D22191 llvm-svn: 275973
57 lines
1.8 KiB
LLVM
57 lines
1.8 KiB
LLVM
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s
|
|
|
|
define <8 x i8> @cls_8b(<8 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: cls_8b:
|
|
;CHECK: cls.8b
|
|
%tmp1 = load <8 x i8>, <8 x i8>* %A
|
|
%tmp3 = call <8 x i8> @llvm.aarch64.neon.cls.v8i8(<8 x i8> %tmp1)
|
|
ret <8 x i8> %tmp3
|
|
}
|
|
|
|
define <16 x i8> @cls_16b(<16 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: cls_16b:
|
|
;CHECK: cls.16b
|
|
%tmp1 = load <16 x i8>, <16 x i8>* %A
|
|
%tmp3 = call <16 x i8> @llvm.aarch64.neon.cls.v16i8(<16 x i8> %tmp1)
|
|
ret <16 x i8> %tmp3
|
|
}
|
|
|
|
define <4 x i16> @cls_4h(<4 x i16>* %A) nounwind {
|
|
;CHECK-LABEL: cls_4h:
|
|
;CHECK: cls.4h
|
|
%tmp1 = load <4 x i16>, <4 x i16>* %A
|
|
%tmp3 = call <4 x i16> @llvm.aarch64.neon.cls.v4i16(<4 x i16> %tmp1)
|
|
ret <4 x i16> %tmp3
|
|
}
|
|
|
|
define <8 x i16> @cls_8h(<8 x i16>* %A) nounwind {
|
|
;CHECK-LABEL: cls_8h:
|
|
;CHECK: cls.8h
|
|
%tmp1 = load <8 x i16>, <8 x i16>* %A
|
|
%tmp3 = call <8 x i16> @llvm.aarch64.neon.cls.v8i16(<8 x i16> %tmp1)
|
|
ret <8 x i16> %tmp3
|
|
}
|
|
|
|
define <2 x i32> @cls_2s(<2 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: cls_2s:
|
|
;CHECK: cls.2s
|
|
%tmp1 = load <2 x i32>, <2 x i32>* %A
|
|
%tmp3 = call <2 x i32> @llvm.aarch64.neon.cls.v2i32(<2 x i32> %tmp1)
|
|
ret <2 x i32> %tmp3
|
|
}
|
|
|
|
define <4 x i32> @cls_4s(<4 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: cls_4s:
|
|
;CHECK: cls.4s
|
|
%tmp1 = load <4 x i32>, <4 x i32>* %A
|
|
%tmp3 = call <4 x i32> @llvm.aarch64.neon.cls.v4i32(<4 x i32> %tmp1)
|
|
ret <4 x i32> %tmp3
|
|
}
|
|
|
|
declare <8 x i8> @llvm.aarch64.neon.cls.v8i8(<8 x i8>) nounwind readnone
|
|
declare <16 x i8> @llvm.aarch64.neon.cls.v16i8(<16 x i8>) nounwind readnone
|
|
declare <4 x i16> @llvm.aarch64.neon.cls.v4i16(<4 x i16>) nounwind readnone
|
|
declare <8 x i16> @llvm.aarch64.neon.cls.v8i16(<8 x i16>) nounwind readnone
|
|
declare <2 x i32> @llvm.aarch64.neon.cls.v2i32(<2 x i32>) nounwind readnone
|
|
declare <4 x i32> @llvm.aarch64.neon.cls.v4i32(<4 x i32>) nounwind readnone
|