1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/MC/Mips/elf_reginfo.s
Elvina Yakubova 6cd76408bf [llvm-readobj] Update tests because of changes in llvm-readobj behavior
This patch updates tests using llvm-readobj and llvm-readelf, because
soon reading from stdin will be achievable only via a '-' as described
here: https://bugs.llvm.org/show_bug.cgi?id=46400. Patch with changes to
llvm-readobj behavior is here: https://reviews.llvm.org/D83704

Differential Revision: https://reviews.llvm.org/D83912

Reviewed by: jhenderson, MaskRay, grimar
2020-07-20 10:39:04 +01:00

33 lines
1.1 KiB
ArmAsm

# These *MUST* match the output of gas compiled with the same triple and
# corresponding options (-mabi=64 -> -mattr=+n64 for example).
# RUN: llvm-mc -filetype=obj -triple=mips64el-linux -target-abi n64 %s -o - \
# RUN: | llvm-readobj -S - | FileCheck --check-prefix=CHECK_64 %s
# RUN: llvm-mc -filetype=obj -triple=mipsel %s -target-abi n32 -o - \
# RUN: | llvm-readobj -S - | FileCheck --check-prefix=CHECK_32 %s
# Check for register information sections.
#
# Check that the appropriate relocations were created.
# check for .MIPS.options
# CHECK_64: Sections [
# CHECK_64: Section {
# CHECK_64-LABEL: Name: .MIPS.options
# CHECK_64-NEXT: Type: SHT_MIPS_OPTIONS
# CHECK_64-NEXT: Flags [ (0x8000002)
# CHECK_64: AddressAlignment: 8
# CHECK_64: EntrySize: 1
# CHECK_64-LABEL: }
# check for .reginfo
# CHECK_32: Sections [
# CHECK_32: Section {
# CHECK_32-LABEL: Name: .reginfo
# CHECK_32-NEXT: Type: SHT_MIPS_REGINFO
# CHECK_32-NEXT: Flags [ (0x2)
# CHECK_32: AddressAlignment: 8
# CHECK_32: EntrySize: 24
# CHECK_32-LABEL: }