mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
0983c108c8
Summary: MIPSR6 introduces a class of branches called compact branches. Unlike the traditional MIPS branches which have a delay slot, compact branches do not have a delay slot. The instruction following the compact branch is only executed if the branch is not taken and must not be a branch. It works by generating compact branches for MIPS32R6 when the delay slot filler cannot fill a delay slot. Then, inspecting the generated code for forbidden slot hazards (a compact branch with an adjacent branch or other CTI) and inserting nops to clear this hazard. Patch by Simon Dardis. Reviewers: vkalintiris, dsanders Subscribers: MatzeB, dsanders, llvm-commits Differential Revision: http://reviews.llvm.org/D16353 llvm-svn: 263444
131 lines
4.1 KiB
C++
131 lines
4.1 KiB
C++
//===-- MipsBaseInfo.h - Top level definitions for MIPS MC ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains small standalone helper functions and enum definitions for
|
|
// the Mips target useful for the compiler back-end and the MC libraries.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSBASEINFO_H
|
|
#define LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSBASEINFO_H
|
|
|
|
#include "MipsFixupKinds.h"
|
|
#include "MipsMCTargetDesc.h"
|
|
#include "llvm/MC/MCExpr.h"
|
|
#include "llvm/Support/DataTypes.h"
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
|
|
namespace llvm {
|
|
|
|
/// MipsII - This namespace holds all of the target specific flags that
|
|
/// instruction info tracks.
|
|
///
|
|
namespace MipsII {
|
|
/// Target Operand Flag enum.
|
|
enum TOF {
|
|
//===------------------------------------------------------------------===//
|
|
// Mips Specific MachineOperand flags.
|
|
|
|
MO_NO_FLAG,
|
|
|
|
/// MO_GOT16 - Represents the offset into the global offset table at which
|
|
/// the address the relocation entry symbol resides during execution.
|
|
MO_GOT16,
|
|
MO_GOT,
|
|
|
|
/// MO_GOT_CALL - Represents the offset into the global offset table at
|
|
/// which the address of a call site relocation entry symbol resides
|
|
/// during execution. This is different from the above since this flag
|
|
/// can only be present in call instructions.
|
|
MO_GOT_CALL,
|
|
|
|
/// MO_GPREL - Represents the offset from the current gp value to be used
|
|
/// for the relocatable object file being produced.
|
|
MO_GPREL,
|
|
|
|
/// MO_ABS_HI/LO - Represents the hi or low part of an absolute symbol
|
|
/// address.
|
|
MO_ABS_HI,
|
|
MO_ABS_LO,
|
|
|
|
/// MO_TLSGD - Represents the offset into the global offset table at which
|
|
// the module ID and TSL block offset reside during execution (General
|
|
// Dynamic TLS).
|
|
MO_TLSGD,
|
|
|
|
/// MO_TLSLDM - Represents the offset into the global offset table at which
|
|
// the module ID and TSL block offset reside during execution (Local
|
|
// Dynamic TLS).
|
|
MO_TLSLDM,
|
|
MO_DTPREL_HI,
|
|
MO_DTPREL_LO,
|
|
|
|
/// MO_GOTTPREL - Represents the offset from the thread pointer (Initial
|
|
// Exec TLS).
|
|
MO_GOTTPREL,
|
|
|
|
/// MO_TPREL_HI/LO - Represents the hi and low part of the offset from
|
|
// the thread pointer (Local Exec TLS).
|
|
MO_TPREL_HI,
|
|
MO_TPREL_LO,
|
|
|
|
// N32/64 Flags.
|
|
MO_GPOFF_HI,
|
|
MO_GPOFF_LO,
|
|
MO_GOT_DISP,
|
|
MO_GOT_PAGE,
|
|
MO_GOT_OFST,
|
|
|
|
/// MO_HIGHER/HIGHEST - Represents the highest or higher half word of a
|
|
/// 64-bit symbol address.
|
|
MO_HIGHER,
|
|
MO_HIGHEST,
|
|
|
|
/// MO_GOT_HI16/LO16, MO_CALL_HI16/LO16 - Relocations used for large GOTs.
|
|
MO_GOT_HI16,
|
|
MO_GOT_LO16,
|
|
MO_CALL_HI16,
|
|
MO_CALL_LO16
|
|
};
|
|
|
|
enum {
|
|
//===------------------------------------------------------------------===//
|
|
// Instruction encodings. These are the standard/most common forms for
|
|
// Mips instructions.
|
|
//
|
|
|
|
// Pseudo - This represents an instruction that is a pseudo instruction
|
|
// or one that has not been implemented yet. It is illegal to code generate
|
|
// it, but tolerated for intermediate implementation stages.
|
|
Pseudo = 0,
|
|
|
|
/// FrmR - This form is for instructions of the format R.
|
|
FrmR = 1,
|
|
/// FrmI - This form is for instructions of the format I.
|
|
FrmI = 2,
|
|
/// FrmJ - This form is for instructions of the format J.
|
|
FrmJ = 3,
|
|
/// FrmFR - This form is for instructions of the format FR.
|
|
FrmFR = 4,
|
|
/// FrmFI - This form is for instructions of the format FI.
|
|
FrmFI = 5,
|
|
/// FrmOther - This form is for instructions that have no specific format.
|
|
FrmOther = 6,
|
|
|
|
FormMask = 15,
|
|
/// IsCTI - Instruction is a Control Transfer Instruction.
|
|
IsCTI = 1 << 4,
|
|
/// HasForbiddenSlot - Instruction has a forbidden slot.
|
|
HasForbiddenSlot = 1 << 5
|
|
|
|
};
|
|
}
|
|
}
|
|
|
|
#endif
|