mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
2f13163a84
This adds a second implementation of the AArch64 architecture to LLVM, accessible in parallel via the "arm64" triple. The plan over the coming weeks & months is to merge the two into a single backend, during which time thorough code review should naturally occur. Everything will be easier with the target in-tree though, hence this commit. llvm-svn: 205090
32 lines
998 B
LLVM
32 lines
998 B
LLVM
; RUN: llc -O3 -march=arm64 -mtriple arm64-apple-ios5.0.0 < %s | FileCheck %s
|
|
; <rdar://problem/15992732>
|
|
; Zero truncation is not necessary when the values are extended properly
|
|
; already.
|
|
|
|
@block = common global i8* null, align 8
|
|
|
|
define zeroext i8 @foo(i32 %i1, i32 %i2) {
|
|
; CHECK-LABEL: foo:
|
|
; CHECK: csinc
|
|
; CHECK-NOT: and
|
|
entry:
|
|
%idxprom = sext i32 %i1 to i64
|
|
%0 = load i8** @block, align 8
|
|
%arrayidx = getelementptr inbounds i8* %0, i64 %idxprom
|
|
%1 = load i8* %arrayidx, align 1
|
|
%idxprom1 = sext i32 %i2 to i64
|
|
%arrayidx2 = getelementptr inbounds i8* %0, i64 %idxprom1
|
|
%2 = load i8* %arrayidx2, align 1
|
|
%cmp = icmp eq i8 %1, %2
|
|
br i1 %cmp, label %return, label %if.then
|
|
|
|
if.then: ; preds = %entry
|
|
%cmp7 = icmp ugt i8 %1, %2
|
|
%conv9 = zext i1 %cmp7 to i8
|
|
br label %return
|
|
|
|
return: ; preds = %entry, %if.then
|
|
%retval.0 = phi i8 [ %conv9, %if.then ], [ 1, %entry ]
|
|
ret i8 %retval.0
|
|
}
|