mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
0893a13b05
This adds the initial GlobalISel skeleton for PowerPC. It can only run ir-translator and legalizer for `ret void`. This is largely based on the initial GlobalISel patch for RISCV (https://reviews.llvm.org/D65219). Reviewed By: arsenm Differential Revision: https://reviews.llvm.org/D83100
28 lines
966 B
C++
28 lines
966 B
C++
//===- PPCRegisterBankInfo.cpp --------------------------------------------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file implements the targeting of the RegisterBankInfo class for
|
|
/// PowerPC.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "PPCRegisterBankInfo.h"
|
|
#include "PPCRegisterInfo.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#define DEBUG_TYPE "ppc-reg-bank-info"
|
|
|
|
#define GET_TARGET_REGBANK_IMPL
|
|
#include "PPCGenRegisterBank.inc"
|
|
|
|
using namespace llvm;
|
|
|
|
PPCRegisterBankInfo::PPCRegisterBankInfo(const TargetRegisterInfo &TRI)
|
|
: PPCGenRegisterBankInfo() {}
|