.. |
AArch64
|
AArch64LoadStoreOptimizer: Update kill flags when merging stores
|
2017-01-20 18:04:27 +00:00 |
AMDGPU
|
AMDGPU/R600: Serialize vector trunc stores to private AS
|
2017-01-20 21:24:26 +00:00 |
ARM
|
[Thumb] Add support for tMUL in the compare instruction peephole optimizer.
|
2017-01-20 13:10:12 +00:00 |
AVR
|
[AVR] Implement TargetLoweing::getRegisterByName
|
2017-01-07 23:39:47 +00:00 |
BPF
|
[bpf] error when unknown bpf helper is called
|
2017-01-17 07:26:17 +00:00 |
Generic
|
Reverted: Track validity of pass results
|
2017-01-15 10:23:18 +00:00 |
Hexagon
|
Treat segment [B, E) as not overlapping block with boundaries [A, B)
|
2017-01-18 23:12:19 +00:00 |
Inputs
|
|
|
Lanai
|
|
|
Mips
|
Reverted: Track validity of pass results
|
2017-01-15 10:23:18 +00:00 |
MIR
|
[MIRParser] Allow generic register specification on operand.
|
2017-01-20 00:29:59 +00:00 |
MSP430
|
|
|
NVPTX
|
[NVPTX] Add explicit check for llvm.sqrt.f32 to intrinsics.ll.
|
2017-01-21 00:59:23 +00:00 |
PowerPC
|
[PowerPC] Expand ISEL instruction into if-then-else sequence.
|
2017-01-16 20:12:26 +00:00 |
SPARC
|
Check for register clobbers when merging a vreg live range with a
|
2017-01-13 19:08:36 +00:00 |
SystemZ
|
Fixed parser error on windows shell evaluation of RUN script line
|
2017-01-18 11:40:28 +00:00 |
Thumb
|
Revert "CodeGen: Allow small copyable blocks to "break" the CFG."
|
2017-01-11 19:55:19 +00:00 |
Thumb2
|
ARM: match GCC's behaviour for builtins
|
2017-01-13 16:25:33 +00:00 |
WebAssembly
|
[WebAssembly] Don't create bitcast-wrappers for varargs.
|
2017-01-20 20:50:29 +00:00 |
WinEH
|
|
|
X86
|
[x86] avoid crashing with illegal vector type (PR31672)
|
2017-01-22 17:06:12 +00:00 |
XCore
|
|
|