mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
9717a9c0d3
Per the ARM ARM, a 'push' of a single register encodes as an STR, not an STM. llvm-svn: 137318
17 lines
435 B
LLVM
17 lines
435 B
LLVM
; RUN: llc < %s -mtriple=armv6-linux-gnu -regalloc=linearscan | FileCheck %s
|
|
; RUN: llc < %s -mtriple=armv6-linux-gnu -regalloc=basic | FileCheck %s
|
|
|
|
; The greedy register allocator uses a single CSR here, invalidating the test.
|
|
|
|
@b = external global i64*
|
|
|
|
define i64 @t(i64 %a) nounwind readonly {
|
|
entry:
|
|
; CHECK: push {lr}
|
|
; CHECK: pop {lr}
|
|
%0 = load i64** @b, align 4
|
|
%1 = load i64* %0, align 4
|
|
%2 = mul i64 %1, %a
|
|
ret i64 %2
|
|
}
|