1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
llvm-mirror/lib/CodeGen
2003-07-10 19:46:15 +00:00
..
InstrSched A def. operand of a machine instruction may be an ordinary Value*, 2003-07-02 01:16:01 +00:00
InstrSelection Choose register instead of immediate for ConstantExpr in ChooseRegOrImmed. 2003-07-06 20:33:21 +00:00
Mapping Moved FInfo.cpp to lib/Target/Sparc as it is Sparc-specific. 2003-06-02 23:27:09 +00:00
ModuloScheduling add some comments 2003-06-10 20:04:30 +00:00
PostOpts Peephole optimization pass on final machine code. 2002-09-20 00:42:11 +00:00
PreOpts Moving these files from Code/PreSelection to here. 2002-09-20 00:29:28 +00:00
RegAlloc isMarkedForSpill() should be const. 2003-07-10 19:45:28 +00:00
LiveVariables.cpp (1) Added special register class containing (for now) %fsr. 2003-05-27 00:05:23 +00:00
MachineCodeEmitter.cpp Pass through the emitConstantPool() call to the real emitter. 2003-06-03 20:00:49 +00:00
MachineCodeForInstruction.cpp Move CallArgsDescriptor into this class instead of making it an 2002-10-29 19:38:46 +00:00
MachineFunction.cpp Merged in autoconf branch. This provides configuration via the autoconf 2003-06-30 21:59:07 +00:00
MachineInstr.cpp Change interface to MachineInstr::substituteValue to specify more precisely 2003-07-10 19:45:07 +00:00
MachineInstrAnnot.cpp Values stored in CallArgsDescriptor cannot be const. 2003-07-10 19:46:15 +00:00
Makefile Initial checkin of codegen infrastructure for LLVM-JIT 2002-10-25 22:54:41 +00:00
PHIElimination.cpp Fix bug: Jello/2003-06-04-bzip2-bug.ll 2003-06-05 17:15:04 +00:00
PrologEpilogInserter.cpp (1) Added special register class containing (for now) %fsr. 2003-05-27 00:05:23 +00:00
RegAllocLocal.cpp (1) Added special register class containing (for now) %fsr. 2003-05-27 00:05:23 +00:00
RegAllocSimple.cpp (1) Added special register class containing (for now) %fsr. 2003-05-27 00:05:23 +00:00