mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
ee4cd89804
Place the instruction at the 24th column (0-based indexing), matching
GNU objdump ARM/AArch64/powerpc/etc when the address is low.
This is beneficial for non-x86 targets which have short instruction
lengths.
```
// GNU objdump AArch64
0: 91001062 add x2, x3, #0x4
400078: 91001062 add x2, x3, #0x4
// llvm-objdump, with this patch
0: 62 10 00 91 add x2, x3, #4
400078: 62 10 00 91 add x2, x3, #4
// llvm-objdump, if we change to print a word instead of bytes in the future
0: 91001062 add x2, x3, #4
400078: 91001062 add x2, x3, #4
// GNU objdump Thumb
0: bf00 nop
// GNU objdump Power ISA 3.1 64-bit instruction
// 0: 00 00 10 04 plwa r3,0
// 4: 00 00 60 a4
```
Reviewed By: jhenderson
Differential Revision: https://reviews.llvm.org/D81590
|
||
|---|---|---|
| .. | ||
| ARM | ||
| COFF | ||
| ELF | ||
| Inputs | ||
| MachO | ||
| PowerPC | ||
| RISCV | ||
| wasm | ||
| X86 | ||
| XCOFF | ||
| all-headers.test | ||
| archive-headers.test | ||
| eh_frame_zero_cie.test | ||
| eh_frame-mipsel.test | ||
| embedded-source.test | ||
| file-headers-pe.test | ||
| full-contents.test | ||
| help.test | ||
| invalid-input.test | ||
| invalid-symbol-table-size.test | ||
| lit.local.cfg | ||
| malformed-archives.test | ||
| non-archive-object.test | ||
| openbsd-headers.test | ||
| option-grouping.test | ||
| private-headers-dynamic-section.test | ||
| private-headers-no-dynamic-segment.test | ||
| private-headers-no-dynamic.test | ||
| relocation-xindex-symbol.test | ||
| relocations-in-nonreloc.test | ||
| section-filter.test | ||
| section-headers.test | ||
| unimplemented-features.test | ||
| verneed-wrong-info.test | ||
| warn-missing-section.test | ||
| warn-on-out-of-range-start-stop-address.test | ||