mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
d09b64fc25
Adds an instruction itinerary to all x86 instructions, giving each a default latency of 1, using the InstrItinClass IIC_DEFAULT. Sets specific latencies for Atom for the instructions in files X86InstrCMovSetCC.td, X86InstrArithmetic.td, X86InstrControl.td, and X86InstrShiftRotate.td. The Atom latencies for the remainder of the x86 instructions will be set in subsequent patches. Adds a test to verify that the scheduler is working. Also changes the scheduling preference to "Hybrid" for i386 Atom, while leaving x86_64 as ILP. Patch by Preston Gurd! llvm-svn: 149558
90 lines
3.1 KiB
LLVM
90 lines
3.1 KiB
LLVM
; RUN: llc < %s -mcpu=generic -march=x86 -post-RA-scheduler=false | FileCheck %s
|
|
; rdar://7226797
|
|
|
|
; LLVM should omit the testl and use the flags result from the orl.
|
|
|
|
; CHECK: or:
|
|
define void @or(float* %A, i32 %IA, i32 %N) nounwind {
|
|
entry:
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
; CHECK: orl %e
|
|
; CHECK-NEXT: je
|
|
%3 = or i32 %2, %1 ; <i32> [#uses=1]
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
br i1 %4, label %return, label %bb
|
|
|
|
bb: ; preds = %entry
|
|
store float 0.000000e+00, float* %A, align 4
|
|
ret void
|
|
|
|
return: ; preds = %entry
|
|
ret void
|
|
}
|
|
; CHECK: xor:
|
|
define void @xor(float* %A, i32 %IA, i32 %N) nounwind {
|
|
entry:
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
; CHECK: xorl $1, %e
|
|
; CHECK-NEXT: je
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
%3 = xor i32 %2, %1 ; <i32> [#uses=1]
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
br i1 %4, label %return, label %bb
|
|
|
|
bb: ; preds = %entry
|
|
store float 0.000000e+00, float* %A, align 4
|
|
ret void
|
|
|
|
return: ; preds = %entry
|
|
ret void
|
|
}
|
|
; CHECK: and:
|
|
define void @and(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
|
|
entry:
|
|
store i8 0, i8* %p
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
; CHECK: andl $3, %
|
|
; CHECK-NEXT: movb %
|
|
; CHECK-NEXT: je
|
|
%3 = and i32 %2, %1 ; <i32> [#uses=1]
|
|
%t = trunc i32 %3 to i8
|
|
store i8 %t, i8* %p
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
br i1 %4, label %return, label %bb
|
|
|
|
bb: ; preds = %entry
|
|
store float 0.000000e+00, float* null, align 4
|
|
ret void
|
|
|
|
return: ; preds = %entry
|
|
ret void
|
|
}
|
|
|
|
; Just like @and, but without the trunc+store. This should use a testb
|
|
; instead of an andl.
|
|
; CHECK: test:
|
|
define void @test(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
|
|
entry:
|
|
store i8 0, i8* %p
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
; CHECK: testb $3, %
|
|
; CHECK-NEXT: je
|
|
%3 = and i32 %2, %1 ; <i32> [#uses=1]
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
br i1 %4, label %return, label %bb
|
|
|
|
bb: ; preds = %entry
|
|
store float 0.000000e+00, float* null, align 4
|
|
ret void
|
|
|
|
return: ; preds = %entry
|
|
ret void
|
|
}
|