mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 15:32:52 +01:00
2cfbbba814
As requested by AArch64 subtargets. Note that this will have no effect until the AArch64 target actually enables the pass like this: substitutePass(&PostRASchedulerID, &PostMachineSchedulerID); As soon as armv7 switches over, PostMachineScheduler will become the default postRA scheduler, so this won't be necessary any more. Targets using the old postRA schedule would then do: substitutePass(&PostMachineSchedulerID, &PostRASchedulerID); llvm-svn: 210167
62 lines
2.1 KiB
C++
62 lines
2.1 KiB
C++
//===-- TargetSubtargetInfo.cpp - General Target Information ---------------==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the general parts of a Subtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/Support/CommandLine.h"
|
|
#include "llvm/ADT/SmallVector.h"
|
|
#include "llvm/Target/TargetSubtargetInfo.h"
|
|
using namespace llvm;
|
|
|
|
//---------------------------------------------------------------------------
|
|
// TargetSubtargetInfo Class
|
|
//
|
|
TargetSubtargetInfo::TargetSubtargetInfo() {}
|
|
|
|
TargetSubtargetInfo::~TargetSubtargetInfo() {}
|
|
|
|
// Temporary option to compare overall performance change when moving from the
|
|
// SD scheduler to the MachineScheduler pass pipeline. This is convenient for
|
|
// benchmarking during the transition from SD to MI scheduling. Once armv7 makes
|
|
// the switch, it should go away. The normal way to enable/disable the
|
|
// MachineScheduling pass itself is by using -enable-misched. For targets that
|
|
// already use MI sched (via MySubTarget::enableMachineScheduler())
|
|
// -misched-bench=false negates the subtarget hook.
|
|
static cl::opt<bool> BenchMachineSched("misched-bench", cl::Hidden,
|
|
cl::desc("Migrate from the target's default SD scheduler to MI scheduler"));
|
|
|
|
bool TargetSubtargetInfo::useMachineScheduler() const {
|
|
if (BenchMachineSched.getNumOccurrences())
|
|
return BenchMachineSched;
|
|
return enableMachineScheduler();
|
|
}
|
|
|
|
bool TargetSubtargetInfo::enableMachineScheduler() const {
|
|
return false;
|
|
}
|
|
|
|
bool TargetSubtargetInfo::enablePostMachineScheduler() const {
|
|
return false;
|
|
}
|
|
|
|
bool TargetSubtargetInfo::enablePostRAScheduler(
|
|
CodeGenOpt::Level OptLevel,
|
|
AntiDepBreakMode& Mode,
|
|
RegClassVector& CriticalPathRCs) const {
|
|
Mode = ANTIDEP_NONE;
|
|
CriticalPathRCs.clear();
|
|
return false;
|
|
}
|
|
|
|
bool TargetSubtargetInfo::useAA() const {
|
|
return false;
|
|
}
|