mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 16:33:37 +01:00
561d71ce7b
to MCRegisterInfo. Also initialize the mapping at construction time. This patch eliminate TargetRegisterInfo from TargetAsmInfo. It's another step towards fixing the layering violation. llvm-svn: 135424
78 lines
2.4 KiB
C++
78 lines
2.4 KiB
C++
//===- BlackfinRegisterInfo.h - Blackfin Register Information ..-*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Blackfin implementation of the TargetRegisterInfo
|
|
// class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef BLACKFINREGISTERINFO_H
|
|
#define BLACKFINREGISTERINFO_H
|
|
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "BlackfinGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class BlackfinSubtarget;
|
|
class TargetInstrInfo;
|
|
class Type;
|
|
|
|
struct BlackfinRegisterInfo : public BlackfinGenRegisterInfo {
|
|
BlackfinSubtarget &Subtarget;
|
|
const TargetInstrInfo &TII;
|
|
|
|
BlackfinRegisterInfo(BlackfinSubtarget &st, const TargetInstrInfo &tii);
|
|
|
|
/// Code Generation virtual methods...
|
|
const unsigned *getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
// getSubReg implemented by tablegen
|
|
|
|
const TargetRegisterClass *getPointerRegClass(unsigned Kind = 0) const {
|
|
return &BF::PRegClass;
|
|
}
|
|
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const;
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
|
|
|
// Exception handling queries.
|
|
unsigned getEHExceptionRegister() const;
|
|
unsigned getEHHandlerRegister() const;
|
|
|
|
// Utility functions
|
|
void adjustRegister(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
DebugLoc DL,
|
|
unsigned Reg,
|
|
unsigned ScratchReg,
|
|
int delta) const;
|
|
void loadConstant(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
DebugLoc DL,
|
|
unsigned Reg,
|
|
int value) const;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|