mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
b868ab99da
Summary: AArch64's system register ERXTS_EL1 is present in the backend as a component of the Arm Reliability, Availability and Serviceability (RAS) extension. However, it has been removed from the specification before its final release. This patch removes the register. Reviewers: SjoerdMeijer, DavidSpickett Reviewed By: DavidSpickett Subscribers: DavidSpickett, kristof.beyls, hiraditya, danielkiss, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D79007
24 lines
551 B
Plaintext
24 lines
551 B
Plaintext
# RUN: llvm-mc -triple aarch64-none-linux-gnu -mattr=+v8.4a --disassemble < %s | FileCheck %s
|
|
|
|
0xa0,0x54,0x18,0xd5
|
|
0xa0,0x54,0x38,0xd5
|
|
0xc0,0x54,0x18,0xd5
|
|
0xc0,0x54,0x38,0xd5
|
|
0x80,0x54,0x38,0xd5
|
|
|
|
0x40,0x55,0x18,0xd5
|
|
0x40,0x55,0x38,0xd5
|
|
0x60,0x55,0x18,0xd5
|
|
0x60,0x55,0x38,0xd5
|
|
|
|
#CHECK: msr ERXPFGCTL_EL1, x0
|
|
#CHECK: mrs x0, ERXPFGCTL_EL1
|
|
#CHECK: msr ERXPFGCDN_EL1, x0
|
|
#CHECK: mrs x0, ERXPFGCDN_EL1
|
|
#CHECK: mrs x0, ERXPFGF_EL1
|
|
|
|
#CHECK: msr ERXMISC2_EL1, x0
|
|
#CHECK: mrs x0, ERXMISC2_EL1
|
|
#CHECK: msr ERXMISC3_EL1, x0
|
|
#CHECK: mrs x0, ERXMISC3_EL1
|