mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
160 lines
6.6 KiB
TableGen
160 lines
6.6 KiB
TableGen
//===- X86.td - Target definition file for the Intel X86 ---*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This is a target description file for the Intel i386 architecture, refered to
|
|
// here as the "X86" architecture.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Get the target-independent interfaces which we are implementing...
|
|
//
|
|
include "../Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// X86 Subtarget features.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def FeatureMMX : SubtargetFeature<"mmx","X86SSELevel", "MMX",
|
|
"Enable MMX instructions">;
|
|
def FeatureSSE1 : SubtargetFeature<"sse", "X86SSELevel", "SSE1",
|
|
"Enable SSE instructions",
|
|
[FeatureMMX]>;
|
|
def FeatureSSE2 : SubtargetFeature<"sse2", "X86SSELevel", "SSE2",
|
|
"Enable SSE2 instructions",
|
|
[FeatureSSE1]>;
|
|
def FeatureSSE3 : SubtargetFeature<"sse3", "X86SSELevel", "SSE3",
|
|
"Enable SSE3 instructions",
|
|
[FeatureSSE2]>;
|
|
def FeatureSSSE3 : SubtargetFeature<"ssse3", "X86SSELevel", "SSSE3",
|
|
"Enable SSSE3 instructions",
|
|
[FeatureSSE3]>;
|
|
def FeatureSSE41 : SubtargetFeature<"sse41", "X86SSELevel", "SSE41",
|
|
"Enable SSE 4.1 instructions",
|
|
[FeatureSSSE3]>;
|
|
def FeatureSSE42 : SubtargetFeature<"sse42", "X86SSELevel", "SSE42",
|
|
"Enable SSE 4.2 instructions",
|
|
[FeatureSSE41]>;
|
|
def Feature3DNow : SubtargetFeature<"3dnow", "X863DNowLevel", "ThreeDNow",
|
|
"Enable 3DNow! instructions">;
|
|
def Feature3DNowA : SubtargetFeature<"3dnowa", "X863DNowLevel", "ThreeDNowA",
|
|
"Enable 3DNow! Athlon instructions",
|
|
[Feature3DNow]>;
|
|
def Feature64Bit : SubtargetFeature<"64bit", "HasX86_64", "true",
|
|
"Support 64-bit instructions",
|
|
[FeatureSSE2]>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// X86 processors supported.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"generic", []>;
|
|
def : Proc<"i386", []>;
|
|
def : Proc<"i486", []>;
|
|
def : Proc<"pentium", []>;
|
|
def : Proc<"pentium-mmx", [FeatureMMX]>;
|
|
def : Proc<"i686", []>;
|
|
def : Proc<"pentiumpro", []>;
|
|
def : Proc<"pentium2", [FeatureMMX]>;
|
|
def : Proc<"pentium3", [FeatureSSE1]>;
|
|
def : Proc<"pentium-m", [FeatureSSE2]>;
|
|
def : Proc<"pentium4", [FeatureSSE2]>;
|
|
def : Proc<"x86-64", [Feature64Bit]>;
|
|
def : Proc<"yonah", [FeatureSSE3]>;
|
|
def : Proc<"prescott", [FeatureSSE3]>;
|
|
def : Proc<"nocona", [FeatureSSE3, Feature64Bit]>;
|
|
def : Proc<"core2", [FeatureSSSE3, Feature64Bit]>;
|
|
def : Proc<"penryn", [FeatureSSE41, Feature64Bit]>;
|
|
|
|
def : Proc<"k6", [FeatureMMX]>;
|
|
def : Proc<"k6-2", [FeatureMMX, Feature3DNow]>;
|
|
def : Proc<"k6-3", [FeatureMMX, Feature3DNow]>;
|
|
def : Proc<"athlon", [FeatureMMX, Feature3DNowA]>;
|
|
def : Proc<"athlon-tbird", [FeatureMMX, Feature3DNowA]>;
|
|
def : Proc<"athlon-4", [FeatureSSE1, Feature3DNowA]>;
|
|
def : Proc<"athlon-xp", [FeatureSSE1, Feature3DNowA]>;
|
|
def : Proc<"athlon-mp", [FeatureSSE1, Feature3DNowA]>;
|
|
def : Proc<"k8", [Feature3DNowA, Feature64Bit]>;
|
|
def : Proc<"opteron", [Feature3DNowA, Feature64Bit]>;
|
|
def : Proc<"athlon64", [Feature3DNowA, Feature64Bit]>;
|
|
def : Proc<"athlon-fx", [Feature3DNowA, Feature64Bit]>;
|
|
|
|
def : Proc<"winchip-c6", [FeatureMMX]>;
|
|
def : Proc<"winchip2", [FeatureMMX, Feature3DNow]>;
|
|
def : Proc<"c3", [FeatureMMX, Feature3DNow]>;
|
|
def : Proc<"c3-2", [FeatureSSE1]>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Register File Description
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "X86RegisterInfo.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction Descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "X86InstrInfo.td"
|
|
|
|
def X86InstrInfo : InstrInfo {
|
|
|
|
// Define how we want to layout our TargetSpecific information field... This
|
|
// should be kept up-to-date with the fields in the X86InstrInfo.h file.
|
|
let TSFlagsFields = ["FormBits",
|
|
"hasOpSizePrefix",
|
|
"hasAdSizePrefix",
|
|
"Prefix",
|
|
"hasREX_WPrefix",
|
|
"ImmTypeBits",
|
|
"FPFormBits",
|
|
"hasLockPrefix",
|
|
"Opcode"];
|
|
let TSFlagsShifts = [0,
|
|
6,
|
|
7,
|
|
8,
|
|
12,
|
|
13,
|
|
16,
|
|
19,
|
|
24];
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Calling Conventions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "X86CallingConv.td"
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Assembly Printers
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// The X86 target supports two different syntaxes for emitting machine code.
|
|
// This is controlled by the -x86-asm-syntax={att|intel}
|
|
def ATTAsmWriter : AsmWriter {
|
|
string AsmWriterClassName = "ATTAsmPrinter";
|
|
int Variant = 0;
|
|
}
|
|
def IntelAsmWriter : AsmWriter {
|
|
string AsmWriterClassName = "IntelAsmPrinter";
|
|
int Variant = 1;
|
|
}
|
|
|
|
|
|
def X86 : Target {
|
|
// Information about the instructions...
|
|
let InstructionSet = X86InstrInfo;
|
|
|
|
let AssemblyWriters = [ATTAsmWriter, IntelAsmWriter];
|
|
}
|