RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 08:23:21 +01:00
Code Issues Projects Releases Wiki Activity
df2896d609
llvm-mirror/test/CodeGen/CellSPU/useful-harnesses
History
Scott Michel b4699590f0 - Convert remaining i64 custom lowering into custom instruction emission 
sequences in SPUDAGToDAGISel.cpp and SPU64InstrInfo.td, killing custom
  DAG node types as needed.
- i64 mul is now a legal instruction, but emits an instruction sequence
  that stretches tblgen and the imagination, as well as violating laws of
  several small countries and most southern US states (just kidding, but
  looking at a function with 80+ parameters is really weird and just plain
  wrong.)
- Update tests as needed.

llvm-svn: 62254
2009-01-15 04:41:47 +00:00
..
i32operations.c
i64operations.c - Convert remaining i64 custom lowering into custom instruction emission 2009-01-15 04:41:47 +00:00
i64operations.h CellSPU: 2009-01-06 03:36:14 +00:00
README.txt
vecoperations.c

README.txt 

This directory contains code that's not part of the DejaGNU test suite,
but is generally useful as various test harnesses.

vecoperations.c: Various vector operation sanity checks, e.g., shuffles,
  8-bit vector add and multiply.