mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
4194f27f3f
FP128 values are passed in xmm registers so should be asssociated with an SSE feature rather than MMX which uses a different set of registers. llc enables sse1 and sse2 by default with x86_64. But does not enable mmx. Clang enables all 3 features by default. I've tried to add command lines to test with -sse where possible, but any test that returns a value in an xmm register fails with a fatal error with -sse since we have no defined ABI for that scenario. llvm-svn: 370682
52 lines
1.9 KiB
LLVM
52 lines
1.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-apple-macosx10.9 -verify-machineinstrs -mattr=cx16 | FileCheck %s
|
|
; RUN: llc < %s -mtriple=x86_64-apple-macosx10.9 -verify-machineinstrs -mattr=cx16 -mattr=-sse | FileCheck %s --check-prefix=NOSSE
|
|
|
|
; FIXME: This test has a fatal error in 32-bit mode
|
|
|
|
@fsc128 = external global fp128
|
|
|
|
define void @atomic_fetch_swapf128(fp128 %x) nounwind {
|
|
; CHECK-LABEL: atomic_fetch_swapf128:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pushq %rbx
|
|
; CHECK-NEXT: movq _fsc128@{{.*}}(%rip), %rsi
|
|
; CHECK-NEXT: movaps (%rsi), %xmm1
|
|
; CHECK-NEXT: .p2align 4, 0x90
|
|
; CHECK-NEXT: LBB0_1: ## %atomicrmw.start
|
|
; CHECK-NEXT: ## =>This Inner Loop Header: Depth=1
|
|
; CHECK-NEXT: movaps %xmm0, -{{[0-9]+}}(%rsp)
|
|
; CHECK-NEXT: movq -{{[0-9]+}}(%rsp), %rbx
|
|
; CHECK-NEXT: movq -{{[0-9]+}}(%rsp), %rcx
|
|
; CHECK-NEXT: movaps %xmm1, -{{[0-9]+}}(%rsp)
|
|
; CHECK-NEXT: movq -{{[0-9]+}}(%rsp), %rax
|
|
; CHECK-NEXT: movq -{{[0-9]+}}(%rsp), %rdx
|
|
; CHECK-NEXT: lock cmpxchg16b (%rsi)
|
|
; CHECK-NEXT: movq %rdx, -{{[0-9]+}}(%rsp)
|
|
; CHECK-NEXT: movq %rax, -{{[0-9]+}}(%rsp)
|
|
; CHECK-NEXT: movaps -{{[0-9]+}}(%rsp), %xmm1
|
|
; CHECK-NEXT: jne LBB0_1
|
|
; CHECK-NEXT: ## %bb.2: ## %atomicrmw.end
|
|
; CHECK-NEXT: popq %rbx
|
|
; CHECK-NEXT: retq
|
|
;
|
|
; NOSSE-LABEL: atomic_fetch_swapf128:
|
|
; NOSSE: ## %bb.0:
|
|
; NOSSE-NEXT: pushq %rbx
|
|
; NOSSE-NEXT: movq %rsi, %rcx
|
|
; NOSSE-NEXT: movq %rdi, %rbx
|
|
; NOSSE-NEXT: movq _fsc128@{{.*}}(%rip), %rsi
|
|
; NOSSE-NEXT: movq (%rsi), %rax
|
|
; NOSSE-NEXT: movq 8(%rsi), %rdx
|
|
; NOSSE-NEXT: .p2align 4, 0x90
|
|
; NOSSE-NEXT: LBB0_1: ## %atomicrmw.start
|
|
; NOSSE-NEXT: ## =>This Inner Loop Header: Depth=1
|
|
; NOSSE-NEXT: lock cmpxchg16b (%rsi)
|
|
; NOSSE-NEXT: jne LBB0_1
|
|
; NOSSE-NEXT: ## %bb.2: ## %atomicrmw.end
|
|
; NOSSE-NEXT: popq %rbx
|
|
; NOSSE-NEXT: retq
|
|
%t1 = atomicrmw xchg fp128* @fsc128, fp128 %x acquire
|
|
ret void
|
|
}
|