mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
e023b2c5fa
In the past while, I've committed a number of patches in the PowerPC back end aimed at eliminating comparison instructions. However, this causes some failures in proprietary source and these issues are not observed in SPEC or any open source packages I've been able to run. As a result, I'm pulling the entire series and will refactor it to: - Have a single entry point for easy control - Have fine-grained control over which patterns we transform A side-effect of this is that test cases for these patches (and modified by them) are XFAIL-ed. This is a temporary measure as it is counter-productive to remove/modify these test cases and then have to modify them again when the refactored patch is recommitted. The failure will be investigated in parallel to the refactoring effort and the recommit will either have a fix for it or will leave this transformation off by default until the problem is resolved. llvm-svn: 314244
118 lines
3.4 KiB
LLVM
118 lines
3.4 KiB
LLVM
; XFAIL: *
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
|
|
@glob = common local_unnamed_addr global i32 0, align 4
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igtsi(i32 signext %a, i32 signext %b) {
|
|
; CHECK-LABEL: test_igtsi:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK-NEXT: sub [[REG:r[0-9]+]], r4, r3
|
|
; CHECK-NEXT: rldicl r3, [[REG]], 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
ret i32 %conv
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igtsi_sext(i32 signext %a, i32 signext %b) {
|
|
; CHECK-LABEL: test_igtsi_sext:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK-NEXT: sub [[REG:r[0-9]+]], r4, r3
|
|
; CHECK-NEXT: sradi r3, [[REG]], 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
}
|
|
|
|
; FIXME
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igtsi_z(i32 signext %a) {
|
|
; CHECK-LABEL: test_igtsi_z:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK-NEXT: neg r3, r3
|
|
; CHECK-NEXT: rldicl r3, r3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, 0
|
|
%conv = zext i1 %cmp to i32
|
|
ret i32 %conv
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igtsi_sext_z(i32 signext %a) {
|
|
; CHECK-LABEL: test_igtsi_sext_z:
|
|
; CHECK: neg [[REG2:r[0-9]+]], r3
|
|
; CHECK-NEXT: sradi r3, [[REG2]], 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, 0
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igtsi_store(i32 signext %a, i32 signext %b) {
|
|
; CHECK-LABEL: test_igtsi_store:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK: sub [[REG:r[0-9]+]], r4, r3
|
|
; CHECK: rldicl {{r[0-9]+}}, [[REG]], 1, 63
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
store i32 %conv, i32* @glob, align 4
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igtsi_sext_store(i32 signext %a, i32 signext %b) {
|
|
; CHECK-LABEL: test_igtsi_sext_store:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK: sub [[REG:r[0-9]+]], r4, r3
|
|
; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
store i32 %sub, i32* @glob, align 4
|
|
ret void
|
|
}
|
|
|
|
; FIXME
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igtsi_z_store(i32 signext %a) {
|
|
; CHECK-LABEL: test_igtsi_z_store:
|
|
; CHECK: # BB#0: # %entry
|
|
; CHECK-NEXT: addis r4, r2, .LC0@toc@ha
|
|
; CHECK-NEXT: neg r3, r3
|
|
; CHECK-NEXT: ld r4, .LC0@toc@l(r4)
|
|
; CHECK-NEXT: rldicl r3, r3, 1, 63
|
|
; CHECK-NEXT: stw r3, 0(r4)
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, 0
|
|
%conv = zext i1 %cmp to i32
|
|
store i32 %conv, i32* @glob, align 4
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igtsi_sext_z_store(i32 signext %a) {
|
|
; CHECK-LABEL: test_igtsi_sext_z_store:
|
|
; CHECK: neg [[REG:r[0-9]+]], r3
|
|
; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
|
entry:
|
|
%cmp = icmp sgt i32 %a, 0
|
|
%sub = sext i1 %cmp to i32
|
|
store i32 %sub, i32* @glob, align 4
|
|
ret void
|
|
}
|