1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 13:02:52 +02:00
llvm-mirror/test/MC
Ulrich Weigand e0f6c13cd6 [SystemZ] Model access registers as LLVM registers
Add the 16 access registers as LLVM registers.  This allows removing
a lot of special cases in the assembler and disassembler where we
were handling access registers; this can all just use the generic
register code now.

Also add a bunch of instructions to operate on access registers,
for assembler/disassembler use only.  No change in code generation
intended.

llvm-svn: 286283
2016-11-08 20:15:26 +00:00
..
AArch64 [MC][AArch64] Cleanup end-of-line parsing in AArch64 AsmParser. 2016-11-08 18:31:04 +00:00
AMDGPU [AMDGPU][mc] Improve test of special asm symbols. 2016-11-02 17:45:58 +00:00
ARM Fix 24560: assembler does not share constant pool for same constants 2016-11-04 19:17:32 +00:00
AsmParser [MC] Make llvm-mc fail cleanly on invalid output asm variant. 2016-10-31 18:36:31 +00:00
COFF Emit S_COMPILE3 record once per TU rather than once per function 2016-11-02 21:30:35 +00:00
Disassembler [SystemZ] Model access registers as LLVM registers 2016-11-08 20:15:26 +00:00
ELF Reverting back r285355: "Update .debug_line section version information to match DWARF version", while I'm investigating a test failure. 2016-10-27 23:20:19 +00:00
Hexagon [Hexagon] Fix disassembler crash after r279255 2016-09-09 21:45:00 +00:00
Lanai [lanai] Add more tests for assembly of conditional ALU ops 2016-07-11 17:58:16 +00:00
MachO Reverting back r285355: "Update .debug_line section version information to match DWARF version", while I'm investigating a test failure. 2016-10-27 23:20:19 +00:00
Markup
Mips [mips] synci microMIPS instruction definition. 2016-10-24 10:23:59 +00:00
PowerPC [PPC] add absolute difference altivec instructions and matching intrinsics 2016-10-31 19:47:52 +00:00
Sparc Don't pass a Reloc::Model to MC. 2016-05-18 11:58:50 +00:00
SystemZ [SystemZ] Model access registers as LLVM registers 2016-11-08 20:15:26 +00:00
X86 X86: Allow expressions to appear as u8imm operands. 2016-10-20 01:58:34 +00:00