David Green e15fda20b8 [ARM] Fix for MVE load/store stack accesses ... MVE loads and stores have a 7 bit immediate range, scaled by the length of the type. This needs to be taught to the stack estimation code to ensure that an emergency spill slot is reserved in case we run out of registers when materialising stack indices. Also the narrowing loads/stores can be created with frame indices even though they do not accept SP as a register. We need in those cases to make sure we have an emergency register to use as the frame base, as SP can never be used. Differential Revision: https://reviews.llvm.org/D67327 llvm-svn: 372114		2019-09-17 12:58:51 +00:00
..
Analysis	[InstCombine] Annotate strdup with deref_or_null	2019-09-17 10:12:48 +00:00
AsmParser
BinaryFormat
Bitcode
Bitstream
CodeGen	Hide implementation details in namespaces.	2019-09-17 12:56:29 +00:00
DebugInfo
Demangle
ExecutionEngine
Fuzzer
FuzzMutate
IR
IRReader
LineEditor
Linker
LTO	[LTO][Legacy] Add new C inferface to query libcall functions	2019-09-16 18:49:54 +00:00
MC
MCA
Object
ObjectYAML	[obj2yaml] - Support PPC64 relocation types.	2019-09-17 12:00:55 +00:00
Option
Passes
ProfileData	[Coverage] Speed up file-based queries for coverage info, NFC	2019-09-16 19:08:44 +00:00
Remarks	[Remarks] Allow remarks::Format::YAML to take a string table	2019-09-16 22:45:17 +00:00
Support
TableGen
Target	[ARM] Fix for MVE load/store stack accesses	2019-09-17 12:58:51 +00:00
Testing
TextAPI
ToolDrivers
Transforms	Hide implementation details in namespaces.	2019-09-17 12:56:29 +00:00
WindowsManifest
XRay
CMakeLists.txt
LLVMBuild.txt