mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 07:52:55 +01:00
e2b0519ed8
This patch adds support for AArch64 (ARM's 64-bit architecture) to
LLVM in the "experimental" category. Currently, it won't be built
unless requested explicitly.
This initial commit should have support for:
+ Assembly of all scalar (i.e. non-NEON, non-Crypto) instructions
(except the late addition CRC instructions).
+ CodeGen features required for C++03 and C99.
+ Compilation for the "small" memory model: code+static data <
4GB.
+ Absolute and position-independent code.
+ GNU-style (i.e. "__thread") TLS.
+ Debugging information.
The principal omission, currently, is performance tuning.
This patch excludes the NEON support also reviewed due to an outbreak of
batshit insanity in our legal department. That will be committed soon bringing
the changes to precisely what has been approved.
Further reviews would be gratefully received.
llvm-svn: 174054
19 lines
612 B
LLVM
19 lines
612 B
LLVM
; RUN: llc -O0 -mtriple=aarch64-none-linux-gnu -relocation-model=pic -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
; If the .tlsdesccall and blr parts are emitted completely separately (even with
|
|
; glue) then LLVM will separate them quite happily (with a spill at O0, hence
|
|
; the option). This is definitely wrong, so we make sure they are emitted
|
|
; together.
|
|
|
|
@general_dynamic_var = external thread_local global i32
|
|
|
|
define i32 @test_generaldynamic() {
|
|
; CHECK: test_generaldynamic:
|
|
|
|
%val = load i32* @general_dynamic_var
|
|
ret i32 %val
|
|
|
|
; CHECK: .tlsdesccall general_dynamic_var
|
|
; CHECK-NEXT: blr {{x[0-9]+}}
|
|
}
|