1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MC/RISCV/rvf-pseudos.s
Kito Cheng dbc25360c6 [RISCV] Implement pseudo instructions for load/store from a symbol address.
Summary:
Those pseudo-instructions are making load/store instructions able to
load/store from/to a symbol, and its always using PC-relative addressing
to generating a symbol address.

Reviewers: asb, apazos, rogfer01, jrtc27

Differential Revision: https://reviews.llvm.org/D50496

llvm-svn: 354430
2019-02-20 03:31:32 +00:00

13 lines
378 B
ArmAsm

# RUN: llvm-mc %s -triple=riscv32 -mattr=+f | FileCheck %s
# RUN: llvm-mc %s -triple=riscv64 -mattr=+f | FileCheck %s
# CHECK: .Lpcrel_hi0:
# CHECK: auipc a2, %pcrel_hi(a_symbol)
# CHECK: flw fa2, %pcrel_lo(.Lpcrel_hi0)(a2)
flw fa2, a_symbol, a2
# CHECK: .Lpcrel_hi1:
# CHECK: auipc a3, %pcrel_hi(a_symbol)
# CHECK: fsw fa2, %pcrel_lo(.Lpcrel_hi1)(a3)
fsw fa2, a_symbol, a3