mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
98be3942ed
This is mostly achieved by providing the correct register class manually, because getRegClassFor always returns the GPR*AllRegClass for MVT::i32 and MVT::i64. Also cleanup the code to use the FastEmitInst_* method whenever possible. This makes sure that the operands' register class is properly constrained. For all the remaining cases this adds the missing constrainOperandRegClass calls for each operand. llvm-svn: 216225
21 lines
659 B
LLVM
21 lines
659 B
LLVM
; RUN: llc -mtriple=arm64-apple-darwin -verify-machineinstrs < %s | FileCheck %s
|
|
; RUN: llc -mtriple=arm64-apple-darwin -fast-isel -fast-isel-abort -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
define float @test_sqrt_f32(float %a) {
|
|
; CHECK-LABEL: test_sqrt_f32
|
|
; CHECK: fsqrt s0, s0
|
|
%res = call float @llvm.sqrt.f32(float %a)
|
|
ret float %res
|
|
}
|
|
declare float @llvm.sqrt.f32(float) nounwind readnone
|
|
|
|
define double @test_sqrt_f64(double %a) {
|
|
; CHECK-LABEL: test_sqrt_f64
|
|
; CHECK: fsqrt d0, d0
|
|
%res = call double @llvm.sqrt.f64(double %a)
|
|
ret double %res
|
|
}
|
|
declare double @llvm.sqrt.f64(double) nounwind readnone
|
|
|
|
|