mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
3b9392fa2f
Disabled constants as carry in/out operands. See bug 48711. Differential Revision: https://reviews.llvm.org/D100642
78 lines
2.4 KiB
ArmAsm
78 lines
2.4 KiB
ArmAsm
// RUN: not llvm-mc -arch=amdgcn %s 2>&1 | FileCheck --implicit-check-not=error: %s
|
|
// RUN: not llvm-mc -arch=amdgcn -mcpu=tahiti %s 2>&1 | FileCheck --implicit-check-not=error: %s
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Generic checks
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
v_mul_i32_i24 v1, v2, 100
|
|
// CHECK: error: literal operands are not supported
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// _e32 checks
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Immediate src1
|
|
v_mul_i32_i24_e32 v1, v2, 100
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
// sgpr src1
|
|
v_mul_i32_i24_e32 v1, v2, s3
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_cndmask_b32_e32 v1, v2, v3, s[0:1]
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// _e64 checks
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Immediate src0
|
|
v_mul_i32_i24_e64 v1, 100, v3
|
|
// CHECK: error: literal operands are not supported
|
|
|
|
// Immediate src1
|
|
v_mul_i32_i24_e64 v1, v2, 100
|
|
// CHECK: error: literal operands are not supported
|
|
|
|
v_add_i32_e32 v1, s[0:1], v2, v3
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e32 v1, vcc, v2, v3, s[2:3]
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e32 v1, s[0:1], v2, v3, s[2:3]
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e32 v1, vcc, v2, v3, -1
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e32 v1, vcc, v2, v3, 123
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e32 v1, vcc, v2, v3, s0
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e32 v1, -1, v2, v3, s0
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32 v1, -1, v2, v3, vcc
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32 v1, vcc, v2, v3, 0
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e64 v1, s[0:1], v2, v3, 123
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e64 v1, 0, v2, v3, s[0:1]
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32_e64 v1, s[0:1], v2, v3, 0
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
v_addc_u32 v1, s[0:1], v2, v3, 123
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
// TODO: Constant bus restrictions
|