1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/MC/Mips/mips32r6
Sander de Smalen b4f08df47a [AArch64][SVE] Re-submit patch series for ZIP1/ZIP2
This patch resubmits the SVE ZIP1/ZIP2 patch series consisting of
of r320992, r320986, r320973, and r320970 by reverting
https://reviews.llvm.org/rL321024.

The issue that caused r321024 has been addressed in https://reviews.llvm.org/rL321158,
so this patch-series should be safe to resubmit.

llvm-svn: 321163
2017-12-20 11:02:42 +00:00
..
invalid-mips1-wrong-error.s [AArch64][SVE] Re-submit patch series for ZIP1/ZIP2 2017-12-20 11:02:42 +00:00
invalid-mips1.s
invalid-mips2-wrong-error.s
invalid-mips2.s
invalid-mips4-wrong-error.s
invalid-mips4.s
invalid-mips5-wrong-error.s [AArch64][SVE] Re-submit patch series for ZIP1/ZIP2 2017-12-20 11:02:42 +00:00
invalid-mips5.s
invalid-mips32-wrong-error.s
invalid-mips32.s
invalid-mips32r2.s
invalid.s [AArch64][SVE] Re-submit patch series for ZIP1/ZIP2 2017-12-20 11:02:42 +00:00
relocations.s [mips][microMIPS] add lapc instruction 2017-09-11 18:34:04 +00:00
valid.s [mips] Fix definition of 'bc' instruction 2017-12-06 12:42:49 +00:00