mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
b7742acaf4
I did my best to try to update all the uses in tests that just happened to use the old ones to the newer intrinsics. I'm not sure I got all of the immediate operand conversions correct, since the value seems to have been ignored by the old pattern but I don't think it really matters. llvm-svn: 258787
97 lines
4.1 KiB
LLVM
97 lines
4.1 KiB
LLVM
;RUN: llc < %s -march=amdgcn -mcpu=verde | FileCheck %s
|
|
;RUN: llc < %s -march=amdgcn -mcpu=tonga | FileCheck %s
|
|
|
|
; CHECK-LABEL: {{^}}v1:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 13
|
|
define void @v1(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 2
|
|
%4 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}v2:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 11
|
|
define void @v2(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 1
|
|
%4 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}v3:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 14
|
|
define void @v3(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 1
|
|
%3 = extractelement <4 x float> %1, i32 2
|
|
%4 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}v4:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 7
|
|
define void @v4(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 1
|
|
%4 = extractelement <4 x float> %1, i32 2
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}v5:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 10
|
|
define void @v5(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 1
|
|
%3 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %3, float %3)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}v6:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 6
|
|
define void @v6(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 1
|
|
%3 = extractelement <4 x float> %1, i32 2
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %3, float %3)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}v7:
|
|
; CHECK: image_sample {{v\[[0-9]+:[0-9]+\]}}, 9
|
|
define void @v7(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32> %0, <8 x i32> undef, <4 x i32> undef, i32 15, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %3, float %3)
|
|
ret void
|
|
}
|
|
|
|
declare <4 x float> @llvm.SI.image.sample.v1i32(<1 x i32>, <8 x i32>, <4 x i32>, i32, i32, i32, i32, i32, i32, i32, i32) readnone
|
|
|
|
declare void @llvm.SI.export(i32, i32, i32, i32, i32, float, float, float, float)
|
|
|
|
attributes #0 = { "ShaderType"="0" }
|