mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
256 lines
10 KiB
C++
256 lines
10 KiB
C++
//===-- PIC16ISelLowering.h - PIC16 DAG Lowering Interface ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the interfaces that PIC16 uses to lower LLVM code into a
|
|
// selection DAG.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef PIC16ISELLOWERING_H
|
|
#define PIC16ISELLOWERING_H
|
|
|
|
#include "PIC16.h"
|
|
#include "PIC16Subtarget.h"
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
#include "llvm/Target/TargetLowering.h"
|
|
#include <map>
|
|
|
|
namespace llvm {
|
|
namespace PIC16ISD {
|
|
enum NodeType {
|
|
// Start the numbering from where ISD NodeType finishes.
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
|
|
|
Lo, // Low 8-bits of GlobalAddress.
|
|
Hi, // High 8-bits of GlobalAddress.
|
|
PIC16Load,
|
|
PIC16LdArg, // This is replica of PIC16Load but used to load function
|
|
// arguments and is being used for facilitating for some
|
|
// store removal optimizations.
|
|
|
|
PIC16LdWF,
|
|
PIC16Store,
|
|
PIC16StWF,
|
|
Banksel,
|
|
MTLO, // Move to low part of FSR
|
|
MTHI, // Move to high part of FSR
|
|
MTPCLATH, // Move to PCLATCH
|
|
PIC16Connect, // General connector for PIC16 nodes
|
|
BCF,
|
|
LSLF, // PIC16 Logical shift left
|
|
LRLF, // PIC16 Logical shift right
|
|
RLF, // Rotate left through carry
|
|
RRF, // Rotate right through carry
|
|
CALL, // PIC16 Call instruction
|
|
CALLW, // PIC16 CALLW instruction
|
|
SUBCC, // Compare for equality or inequality.
|
|
SELECT_ICC, // Psuedo to be caught in schedular and expanded to brcond.
|
|
BRCOND, // Conditional branch.
|
|
RET, // Return.
|
|
Dummy
|
|
};
|
|
|
|
// Keep track of different address spaces.
|
|
enum AddressSpace {
|
|
RAM_SPACE = 0, // RAM address space
|
|
ROM_SPACE = 1 // ROM address space number is 1
|
|
};
|
|
enum PIC16Libcall {
|
|
MUL_I8 = RTLIB::UNKNOWN_LIBCALL + 1,
|
|
SRA_I8,
|
|
SLL_I8,
|
|
SRL_I8,
|
|
PIC16UnknownCall
|
|
};
|
|
}
|
|
|
|
|
|
//===--------------------------------------------------------------------===//
|
|
// TargetLowering Implementation
|
|
//===--------------------------------------------------------------------===//
|
|
class PIC16TargetLowering : public TargetLowering {
|
|
public:
|
|
explicit PIC16TargetLowering(PIC16TargetMachine &TM);
|
|
|
|
/// getTargetNodeName - This method returns the name of a target specific
|
|
/// DAG node.
|
|
virtual const char *getTargetNodeName(unsigned Opcode) const;
|
|
/// getSetCCResultType - Return the ISD::SETCC ValueType
|
|
virtual MVT::SimpleValueType getSetCCResultType(EVT ValType) const;
|
|
SDValue LowerShift(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerMUL(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerADD(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerSUB(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerBinOp(SDValue Op, SelectionDAG &DAG);
|
|
// Call returns
|
|
SDValue
|
|
LowerDirectCallReturn(SDValue RetLabel, SDValue Chain, SDValue InFlag,
|
|
const SmallVectorImpl<ISD::InputArg> &Ins,
|
|
DebugLoc dl, SelectionDAG &DAG,
|
|
SmallVectorImpl<SDValue> &InVals);
|
|
SDValue
|
|
LowerIndirectCallReturn(SDValue Chain, SDValue InFlag,
|
|
SDValue DataAddr_Lo, SDValue DataAddr_Hi,
|
|
const SmallVectorImpl<ISD::InputArg> &Ins,
|
|
DebugLoc dl, SelectionDAG &DAG,
|
|
SmallVectorImpl<SDValue> &InVals);
|
|
|
|
// Call arguments
|
|
SDValue
|
|
LowerDirectCallArguments(SDValue ArgLabel, SDValue Chain, SDValue InFlag,
|
|
const SmallVectorImpl<ISD::OutputArg> &Outs,
|
|
DebugLoc dl, SelectionDAG &DAG);
|
|
|
|
SDValue
|
|
LowerIndirectCallArguments(SDValue Chain, SDValue InFlag,
|
|
SDValue DataAddr_Lo, SDValue DataAddr_Hi,
|
|
const SmallVectorImpl<ISD::OutputArg> &Outs,
|
|
const SmallVectorImpl<ISD::InputArg> &Ins,
|
|
DebugLoc dl, SelectionDAG &DAG);
|
|
|
|
SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG);
|
|
SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG);
|
|
SDValue getPIC16Cmp(SDValue LHS, SDValue RHS, unsigned OrigCC, SDValue &CC,
|
|
SelectionDAG &DAG, DebugLoc dl);
|
|
virtual MachineBasicBlock *EmitInstrWithCustomInserter(MachineInstr *MI,
|
|
MachineBasicBlock *MBB,
|
|
DenseMap<MachineBasicBlock*, MachineBasicBlock*> *EM) const;
|
|
|
|
|
|
virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG);
|
|
virtual void ReplaceNodeResults(SDNode *N,
|
|
SmallVectorImpl<SDValue> &Results,
|
|
SelectionDAG &DAG);
|
|
virtual void LowerOperationWrapper(SDNode *N,
|
|
SmallVectorImpl<SDValue> &Results,
|
|
SelectionDAG &DAG);
|
|
|
|
virtual SDValue
|
|
LowerFormalArguments(SDValue Chain,
|
|
CallingConv::ID CallConv,
|
|
bool isVarArg,
|
|
const SmallVectorImpl<ISD::InputArg> &Ins,
|
|
DebugLoc dl, SelectionDAG &DAG,
|
|
SmallVectorImpl<SDValue> &InVals);
|
|
|
|
virtual SDValue
|
|
LowerCall(SDValue Chain, SDValue Callee,
|
|
CallingConv::ID CallConv, bool isVarArg, bool isTailCall,
|
|
const SmallVectorImpl<ISD::OutputArg> &Outs,
|
|
const SmallVectorImpl<ISD::InputArg> &Ins,
|
|
DebugLoc dl, SelectionDAG &DAG,
|
|
SmallVectorImpl<SDValue> &InVals);
|
|
|
|
virtual SDValue
|
|
LowerReturn(SDValue Chain,
|
|
CallingConv::ID CallConv, bool isVarArg,
|
|
const SmallVectorImpl<ISD::OutputArg> &Outs,
|
|
DebugLoc dl, SelectionDAG &DAG);
|
|
|
|
SDValue ExpandStore(SDNode *N, SelectionDAG &DAG);
|
|
SDValue ExpandLoad(SDNode *N, SelectionDAG &DAG);
|
|
SDValue ExpandGlobalAddress(SDNode *N, SelectionDAG &DAG);
|
|
SDValue ExpandExternalSymbol(SDNode *N, SelectionDAG &DAG);
|
|
SDValue ExpandFrameIndex(SDNode *N, SelectionDAG &DAG);
|
|
|
|
SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const;
|
|
SDValue PerformPIC16LoadCombine(SDNode *N, DAGCombinerInfo &DCI) const;
|
|
SDValue PerformStoreCombine(SDNode *N, DAGCombinerInfo &DCI) const;
|
|
|
|
// This function returns the Tmp Offset for FrameIndex. If any TmpOffset
|
|
// already exists for the FI then it returns the same else it creates the
|
|
// new offset and returns.
|
|
unsigned GetTmpOffsetForFI(unsigned FI, unsigned slot_size);
|
|
void ResetTmpOffsetMap() { FiTmpOffsetMap.clear(); SetTmpSize(0); }
|
|
void InitReservedFrameCount(const Function *F);
|
|
|
|
// Return the size of Tmp variable
|
|
unsigned GetTmpSize() { return TmpSize; }
|
|
void SetTmpSize(unsigned Size) { TmpSize = Size; }
|
|
|
|
/// getFunctionAlignment - Return the Log2 alignment of this function.
|
|
virtual unsigned getFunctionAlignment(const Function *) const {
|
|
// FIXME: The function never seems to be aligned.
|
|
return 1;
|
|
}
|
|
private:
|
|
// If the Node is a BUILD_PAIR representing a direct Address,
|
|
// then this function will return true.
|
|
bool isDirectAddress(const SDValue &Op);
|
|
|
|
// If the Node is a DirectAddress in ROM_SPACE then this
|
|
// function will return true
|
|
bool isRomAddress(const SDValue &Op);
|
|
|
|
// Extract the Lo and Hi component of Op.
|
|
void GetExpandedParts(SDValue Op, SelectionDAG &DAG, SDValue &Lo,
|
|
SDValue &Hi);
|
|
|
|
|
|
// Load pointer can be a direct or indirect address. In PIC16 direct
|
|
// addresses need Banksel and Indirect addresses need to be loaded to
|
|
// FSR first. Handle address specific cases here.
|
|
void LegalizeAddress(SDValue Ptr, SelectionDAG &DAG, SDValue &Chain,
|
|
SDValue &NewPtr, unsigned &Offset, DebugLoc dl);
|
|
|
|
// FrameIndex should be broken down into ExternalSymbol and FrameOffset.
|
|
void LegalizeFrameIndex(SDValue Op, SelectionDAG &DAG, SDValue &ES,
|
|
int &Offset);
|
|
|
|
// For indirect calls data address of the callee frame need to be
|
|
// extracted. This function fills the arguments DataAddr_Lo and
|
|
// DataAddr_Hi with the address of the callee frame.
|
|
void GetDataAddress(DebugLoc dl, SDValue Callee, SDValue &Chain,
|
|
SDValue &DataAddr_Lo, SDValue &DataAddr_Hi,
|
|
SelectionDAG &DAG);
|
|
|
|
// We can not have both operands of a binary operation in W.
|
|
// This function is used to put one operand on stack and generate a load.
|
|
SDValue ConvertToMemOperand(SDValue Op, SelectionDAG &DAG, DebugLoc dl);
|
|
|
|
// This function checks if we need to put an operand of an operation on
|
|
// stack and generate a load or not.
|
|
bool NeedToConvertToMemOp(SDValue Op, unsigned &MemOp);
|
|
|
|
/// Subtarget - Keep a pointer to the PIC16Subtarget around so that we can
|
|
/// make the right decision when generating code for different targets.
|
|
const PIC16Subtarget *Subtarget;
|
|
|
|
|
|
// Extending the LIB Call framework of LLVM
|
|
// to hold the names of PIC16Libcalls.
|
|
const char *PIC16LibcallNames[PIC16ISD::PIC16UnknownCall];
|
|
|
|
// To set and retrieve the lib call names.
|
|
void setPIC16LibcallName(PIC16ISD::PIC16Libcall Call, const char *Name);
|
|
const char *getPIC16LibcallName(PIC16ISD::PIC16Libcall Call);
|
|
|
|
// Make PIC16 Libcall.
|
|
SDValue MakePIC16Libcall(PIC16ISD::PIC16Libcall Call, EVT RetVT,
|
|
const SDValue *Ops, unsigned NumOps, bool isSigned,
|
|
SelectionDAG &DAG, DebugLoc dl);
|
|
|
|
// Check if operation has a direct load operand.
|
|
inline bool isDirectLoad(const SDValue Op);
|
|
|
|
private:
|
|
// The frameindexes generated for spill/reload are stack based.
|
|
// This maps maintain zero based indexes for these FIs.
|
|
std::map<unsigned, unsigned> FiTmpOffsetMap;
|
|
unsigned TmpSize;
|
|
|
|
// These are the frames for return value and argument passing
|
|
// These FrameIndices will be expanded to foo.frame external symbol
|
|
// and all others will be expanded to foo.tmp external symbol.
|
|
unsigned ReservedFrameCount;
|
|
};
|
|
} // namespace llvm
|
|
|
|
#endif // PIC16ISELLOWERING_H
|