1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/CodeGen/Mips/remat-immed-load.ll
Daniel Sanders a4a46c15fe [mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
Summary:
Two exceptions to this:
  test/CodeGen/Mips/octeon.ll
  test/CodeGen/Mips/octeon_popcnt.ll
these test extensions to MIPS64

One test is altered for MIPS-IV:
  test/CodeGen/Mips/mips64countleading.ll
    Tests dclo/dclz which were added in MIPS64. The MIPS-IV version tests
    that dclo/dclz are not emitted.

Four tests fail and are not in this patch:
  test/CodeGen/Mips/abicalls.ll
  test/CodeGen/Mips/fcopysign-f32-f64.ll
  test/CodeGen/Mips/fcopysign.ll
  test/CodeGen/Mips/stack-alignment.ll

Depends on D3343

Reviewers: matheusalmeida, vmedic

Reviewed By: vmedic

Differential Revision: http://reviews.llvm.org/D3344

llvm-svn: 206185
2014-04-14 16:00:28 +00:00

53 lines
1.0 KiB
LLVM

; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=32
; RUN: llc -march=mips64el -mcpu=mips4 -mattr=n64 < %s | FileCheck %s -check-prefix=64
; RUN: llc -march=mips64el -mcpu=mips64 -mattr=n64 < %s | FileCheck %s -check-prefix=64
define void @f0() nounwind {
entry:
; 32: addiu $4, $zero, 1
; 32: addiu $4, $zero, 1
tail call void @foo1(i32 1) nounwind
tail call void @foo1(i32 1) nounwind
ret void
}
declare void @foo1(i32)
define void @f3() nounwind {
entry:
; 64: daddiu $4, $zero, 1
; 64: daddiu $4, $zero, 1
tail call void @foo2(i64 1) nounwind
tail call void @foo2(i64 1) nounwind
ret void
}
declare void @foo2(i64)
define void @f5() nounwind {
entry:
; 32: lui $4, 1
; 32: lui $4, 1
tail call void @f6(i32 65536) nounwind
tail call void @f6(i32 65536) nounwind
ret void
}
declare void @f6(i32)
define void @f7() nounwind {
entry:
; 64: lui $4, 1
; 64: lui $4, 1
tail call void @f8(i64 65536) nounwind
tail call void @f8(i64 65536) nounwind
ret void
}
declare void @f8(i64)