1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/utils/TableGen
Petar Avramovic ea244395f1 AMDGPU/GlobalISel/Emitter Support for predicate code that uses operands
Predicates with 'let PredicateCodeUsesOperands = 1' want to examine
matched operands. When we encounter predicate code that uses operands,
analyze its named operand arguments and create a map between argument
index and name. Later, when leaf node with name is encountered, emit
GIM_RecordNamedOperand that will store that operand at its argument
index in operand list. This operand list will be an argument to c++
code of the predicate.

Differential Revision: https://reviews.llvm.org/D87285
2020-09-14 10:39:56 +02:00
..
GlobalISel [TableGen] Avoid generating switch with just default 2020-06-02 19:48:07 +01:00
AsmMatcherEmitter.cpp [TableGen] Allow mnemonics with uppercase letters to be matched 2020-08-14 14:47:52 -07:00
AsmWriterEmitter.cpp [TableGen] Fix non-standard escape warnings for braces in InstAlias 2020-05-28 09:36:24 +00:00
AsmWriterInst.cpp
AsmWriterInst.h
Attributes.cpp Sort EnumAttr so it matches Attribute::operator< 2020-04-26 17:00:25 +02:00
CallingConvEmitter.cpp [Alignment][NFC] Migrate HandleByVal to Align 2020-06-08 10:50:27 +00:00
CMakeLists.txt [openmp] Base of tablegen generated OpenMP common declaration 2020-06-23 10:32:32 -04:00
CodeEmitterGen.cpp
CodeGenDAGPatterns.cpp [ARM] Extra MVE select(binop) patterns 2020-07-22 14:08:29 +01:00
CodeGenDAGPatterns.h CodeGenDAGPatterns.h - remove unnecessary ComplexPattern forward declaration. NFCI. 2020-07-20 15:17:19 +01:00
CodeGenHwModes.cpp
CodeGenHwModes.h
CodeGenInstruction.cpp [TableGen] Handle (outs variable_ops) 2020-06-04 16:07:33 +03:00
CodeGenInstruction.h
CodeGenIntrinsics.h [IR] Add NoUndef attribute to Intrinsics.td 2020-08-27 02:54:48 +09:00
CodeGenMapTable.cpp
CodeGenRegisters.cpp [TableGen] Report an error instead of asserting 2020-07-17 11:32:46 +01:00
CodeGenRegisters.h
CodeGenSchedule.cpp [TableGen][CGS] Print better errors on overlapping InstRW 2020-07-27 09:41:10 -06:00
CodeGenSchedule.h Use llvm::is_contained where appropriate (NFC) 2020-08-01 21:51:06 -07:00
CodeGenTarget.cpp [IR] Add NoUndef attribute to Intrinsics.td 2020-08-27 02:54:48 +09:00
CodeGenTarget.h
CTagsEmitter.cpp
DAGISelEmitter.cpp
DAGISelMatcher.cpp
DAGISelMatcher.h
DAGISelMatcherEmitter.cpp llvm-tblgen -gen-dag-isel: Hoist SmallVector TmpBuf 2020-04-25 20:41:04 -07:00
DAGISelMatcherGen.cpp [TableGen] Fix register class handling in TableGen's DAG ISel Matcher Generator 2020-05-13 10:17:03 +01:00
DAGISelMatcherOpt.cpp
DFAEmitter.cpp [TableGen] Do not construct string from nullptr 2020-09-10 16:42:11 +02:00
DFAEmitter.h DFAEmitter.h - remove unnecessary headers. NFC. 2020-05-08 14:53:10 +01:00
DFAPacketizerEmitter.cpp
DirectiveEmitter.cpp [flang][directives] Use TableGen to generate clause unparsing 2020-08-17 14:22:25 -04:00
DisassemblerEmitter.cpp
ExegesisEmitter.cpp
FastISelEmitter.cpp
FixedLenDecoderEmitter.cpp
GICombinerEmitter.cpp [gicombiner] Allow disable-rule option to disable all-except-... 2020-06-16 16:57:16 -07:00
GlobalISelEmitter.cpp AMDGPU/GlobalISel/Emitter Support for predicate code that uses operands 2020-09-14 10:39:56 +02:00
InfoByHwMode.cpp
InfoByHwMode.h
InstrDocsEmitter.cpp
InstrInfoEmitter.cpp TableGen: Don't reconstruct CodeGenDAGTarget 2020-05-23 12:15:44 -04:00
IntrinsicEmitter.cpp [IR] Add NoUndef attribute to Intrinsics.td 2020-08-27 02:54:48 +09:00
LLVMBuild.txt [gn] Remove unneeded MC dep from llvm-tblgen 2020-09-11 18:28:49 -07:00
OptEmitter.cpp
OptEmitter.h
OptParserEmitter.cpp [clangd] Fix the build with clang <3.9. 2020-07-17 16:12:31 -06:00
OptRSTEmitter.cpp
PredicateExpander.cpp
PredicateExpander.h
PseudoLoweringEmitter.cpp
RegisterBankEmitter.cpp GlobalISel: Define InvalidRegBankID enum value 2020-08-06 12:39:49 -04:00
RegisterInfoEmitter.cpp [TableGen] Pull the increment of a variable out of an assert. 2020-08-09 20:24:56 -07:00
RISCVCompressInstEmitter.cpp
SDNodeProperties.cpp
SDNodeProperties.h
SearchableTableEmitter.cpp Reland [IR] Intrinsics default attributes and opt-out flag 2020-08-26 11:37:59 +02:00
SequenceToOffsetTable.h
SubtargetEmitter.cpp [X86][MC][Target] Initial backend support a tune CPU to support -mtune 2020-08-14 15:31:50 -07:00
SubtargetFeatureInfo.cpp SubtargetFeatureInfo.h - remove unnecessary include and forward declarations. NFCI. 2020-07-20 13:39:24 +01:00
SubtargetFeatureInfo.h SubtargetFeatureInfo.h - remove unnecessary include and forward declarations. NFCI. 2020-07-20 13:39:24 +01:00
TableGen.cpp [Support] Use InitLLVM in llvm-stress, sancov and TableGen 2020-07-28 07:50:45 -04:00
TableGenBackends.h [flang][openmp] Check clauses allowed semantic with tablegen generated map 2020-07-11 12:45:12 -04:00
tdtags
Types.cpp
Types.h
WebAssemblyDisassemblerEmitter.cpp
WebAssemblyDisassemblerEmitter.h
X86DisassemblerShared.h
X86DisassemblerTables.cpp [X86] Remove MODRM_SPLITREGM from the disassembler tables. 2020-07-03 00:16:20 -07:00
X86DisassemblerTables.h
X86EVEX2VEXTablesEmitter.cpp
X86FoldTablesEmitter.cpp
X86ModRMFilters.cpp [X86-64] Support Intel AMX instructions 2020-07-02 08:57:04 +08:00
X86ModRMFilters.h [X86-64] Support Intel AMX instructions 2020-07-02 08:57:04 +08:00
X86RecognizableInstr.cpp [X86] Allow lsl/lar to be parsed with a GR16, GR32, or GR64 as source register. 2020-07-15 23:51:37 -07:00
X86RecognizableInstr.h [X86-64] Support Intel AMX instructions 2020-07-02 08:57:04 +08:00