mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
d49cb60862
Summary: This catches malformed mir files which specify alignment as log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference, This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67433 llvm-svn: 371608
57 lines
1.7 KiB
YAML
57 lines
1.7 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -O0 -mtriple=aarch64 -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
|
|
# Verify that we get FCMPSri when we compare against 0.0 and that we get
|
|
# FCMPSrr otherwise.
|
|
|
|
...
|
|
---
|
|
name: zero
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.1:
|
|
liveins: $s0, $s1
|
|
|
|
; CHECK-LABEL: name: zero
|
|
; CHECK: liveins: $s0, $s1
|
|
; CHECK: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
|
|
; CHECK: FCMPSri [[COPY]], implicit-def $nzcv
|
|
; CHECK: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
|
|
; CHECK: $s0 = COPY [[CSINCWr]]
|
|
; CHECK: RET_ReallyLR implicit $s0
|
|
%0:fpr(s32) = COPY $s0
|
|
%1:fpr(s32) = COPY $s1
|
|
%2:fpr(s32) = G_FCONSTANT float 0.000000e+00
|
|
%3:gpr(s32) = G_FCMP floatpred(oeq), %0(s32), %2
|
|
$s0 = COPY %3(s32)
|
|
RET_ReallyLR implicit $s0
|
|
|
|
...
|
|
---
|
|
name: notzero
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
bb.1:
|
|
liveins: $s0, $s1
|
|
|
|
; CHECK-LABEL: name: notzero
|
|
; CHECK: liveins: $s0, $s1
|
|
; CHECK: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
|
|
; CHECK: [[FMOVSi:%[0-9]+]]:fpr32 = FMOVSi 112
|
|
; CHECK: FCMPSrr [[COPY]], [[FMOVSi]], implicit-def $nzcv
|
|
; CHECK: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
|
|
; CHECK: $s0 = COPY [[CSINCWr]]
|
|
; CHECK: RET_ReallyLR implicit $s0
|
|
%0:fpr(s32) = COPY $s0
|
|
%1:fpr(s32) = COPY $s1
|
|
%2:fpr(s32) = G_FCONSTANT float 1.000000e+00
|
|
%3:gpr(s32) = G_FCMP floatpred(oeq), %0(s32), %2
|
|
$s0 = COPY %3(s32)
|
|
RET_ReallyLR implicit $s0
|