mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
37549aa093
This patch is a follow up for D62018 to add lrint/llrint support for float16. Reviewed By: SjoerdMeijer Differential Revision: https://reviews.llvm.org/D62863 llvm-svn: 362700
37 lines
852 B
LLVM
37 lines
852 B
LLVM
; RUN: llc < %s -mtriple=aarch64-windows -mattr=+fullfp16 | FileCheck %s
|
|
|
|
; CHECK-LABEL: testmhhs:
|
|
; CHECK: frintx h0, h0
|
|
; CHECK-NEXT: fcvtzs w0, h0
|
|
; CHECK-NEXT: ret
|
|
define i16 @testmhhs(half %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f16(half %x)
|
|
%conv = trunc i32 %0 to i16
|
|
ret i16 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: testmhws:
|
|
; CHECK: frintx h0, h0
|
|
; CHECK-NEXT: fcvtzs w0, h0
|
|
; CHECK-NEXT: ret
|
|
define i32 @testmhws(half %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f16(half %x)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK-LABEL: testmhxs:
|
|
; CHECK: frintx h0, h0
|
|
; CHECK-NEXT: fcvtzs w8, h0
|
|
; CHECK-NEXT: sxtw x0, w8
|
|
; CHECK-NEXT: ret
|
|
define i64 @testmhxs(half %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f16(half %x)
|
|
%conv = sext i32 %0 to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
declare i32 @llvm.lrint.i32.f16(half) nounwind readnone
|