mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
3ad7ed6111
The constant island pass currently only looks at the instruction immediately before a branch for a CMP to fold into a CBZ/CBNZ. This extends it to search backwards for the instruction that defines CPSR. We need to ensure that the register is not overridden between the CMP and the branch. Differential Revision: https://reviews.llvm.org/D59317 llvm-svn: 356336
68 lines
2.7 KiB
LLVM
68 lines
2.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=thumbv8m.base-none-eabi %s -o - | FileCheck %s --check-prefix=CHECK-T1
|
|
; RUN: llc < %s -mtriple=thumbv8m.main-none-eabi %s -o - | FileCheck %s --check-prefix=CHECK-T2
|
|
|
|
define i32* @test(i32* returned %this, i32 %event_size, i8* %event_pointer) {
|
|
; CHECK-T1-LABEL: test:
|
|
; CHECK-T1: @ %bb.0: @ %entry
|
|
; CHECK-T1-NEXT: .save {r4, lr}
|
|
; CHECK-T1-NEXT: push {r4, lr}
|
|
; CHECK-T1-NEXT: mov r4, r0
|
|
; CHECK-T1-NEXT: movs r0, #0
|
|
; CHECK-T1-NEXT: str r0, [r4, #4]
|
|
; CHECK-T1-NEXT: str r0, [r4, #8]
|
|
; CHECK-T1-NEXT: str r0, [r4, #12]
|
|
; CHECK-T1-NEXT: str r0, [r4, #16]
|
|
; CHECK-T1-NEXT: mov r0, r4
|
|
; CHECK-T1-NEXT: cbz r2, .LBB0_2
|
|
; CHECK-T1-NEXT: @ %bb.1: @ %if.else
|
|
; CHECK-T1-NEXT: bl equeue_create_inplace
|
|
; CHECK-T1-NEXT: mov r0, r4
|
|
; CHECK-T1-NEXT: pop {r4, pc}
|
|
; CHECK-T1-NEXT: .LBB0_2: @ %if.then
|
|
; CHECK-T1-NEXT: bl equeue_create
|
|
; CHECK-T1-NEXT: mov r0, r4
|
|
; CHECK-T1-NEXT: pop {r4, pc}
|
|
;
|
|
; CHECK-T2-LABEL: test:
|
|
; CHECK-T2: @ %bb.0: @ %entry
|
|
; CHECK-T2-NEXT: .save {r4, lr}
|
|
; CHECK-T2-NEXT: push {r4, lr}
|
|
; CHECK-T2-NEXT: mov r4, r0
|
|
; CHECK-T2-NEXT: movs r0, #0
|
|
; CHECK-T2-NEXT: strd r0, r0, [r4, #4]
|
|
; CHECK-T2-NEXT: strd r0, r0, [r4, #12]
|
|
; CHECK-T2-NEXT: mov r0, r4
|
|
; CHECK-T2-NEXT: cbz r2, .LBB0_2
|
|
; CHECK-T2-NEXT: @ %bb.1: @ %if.else
|
|
; CHECK-T2-NEXT: bl equeue_create_inplace
|
|
; CHECK-T2-NEXT: mov r0, r4
|
|
; CHECK-T2-NEXT: pop {r4, pc}
|
|
; CHECK-T2-NEXT: .LBB0_2: @ %if.then
|
|
; CHECK-T2-NEXT: bl equeue_create
|
|
; CHECK-T2-NEXT: mov r0, r4
|
|
; CHECK-T2-NEXT: pop {r4, pc}
|
|
entry:
|
|
%_update = getelementptr inbounds i32, i32* %this, i32 1
|
|
%0 = bitcast i32* %_update to i8*
|
|
tail call void @llvm.memset.p0i8.i32(i8* nonnull align 4 %0, i8 0, i32 16, i1 false) #4
|
|
%tobool = icmp eq i8* %event_pointer, null
|
|
%_equeue5 = getelementptr inbounds i32, i32* %this, i32 0
|
|
br i1 %tobool, label %if.then, label %if.else
|
|
|
|
if.then: ; preds = %entry
|
|
%call4 = tail call i32 @equeue_create(i32* %_equeue5, i32 %event_size) #5
|
|
br label %if.end
|
|
|
|
if.else: ; preds = %entry
|
|
%call6 = tail call i32 @equeue_create_inplace(i32* %_equeue5, i32 %event_size, i8* nonnull %event_pointer) #5
|
|
br label %if.end
|
|
|
|
if.end: ; preds = %if.else, %if.then
|
|
ret i32* %this
|
|
}
|
|
|
|
declare dso_local i32 @equeue_create(i32*, i32) local_unnamed_addr #1
|
|
declare dso_local i32 @equeue_create_inplace(i32*, i32, i8*) local_unnamed_addr #1
|
|
declare void @llvm.memset.p0i8.i32(i8* nocapture writeonly, i8, i32, i1 immarg) #2
|